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Abstract
Microprocessors have substantially increased in speed and computational power over the
past two decades. However, they still are unable to solve certain classes of problems effi-
ciently, particularly those which involve the analysis of large noisy data sets such as the
case of image processing, feature extraction, and pattern recognition. Substantial research
has focused on using neural network algorithms to process this type of data with much
success. Most of this effort, however, has resulted in sophisticated neural network-based
software algorithms rather than physical neural network hardware. Consequently, most
neural network-type processing systems today consist of neural algorithms running on tra-
ditional sequential (i.e. Intel-based) microprocessors rather than on actual neurocomputers,
and thus achieve less than optimal performance.
The objective of the Compact Optoelectronic Neural Coprocessor (CONCOP) project
is to build a compact, pixilated, parallel optoelectronic processor capable of running neural
network-type algorithms in native hardware. While much of the past research on the project
has focused on designing and implementing the microphotonics and optoelectronics required
for interlayer communication within the system, the work presented in this thesis will begin
by focusing on the computational components, particularly the mixed-signal integrated
circuits located in each pixel. After the circuits have been designed, a progressive training
and simulation environment will be developed based on hierarchal system models which
provide accurate, timely, and efficient performance estimates of the CONCOP while it is
still in the pre-integration stage. Using this simulation platform, several simulations of the
CONCOP will be performed to demonstrate the flexibility of the environment and to better
understand the scalability and fault-tolerance aspects of the CONCOP. The results of a test
chip containing the fundamental circuit components will also be presented.
Thesis Supervisor: Cardinal Warde
Title: Professor of Electrical Engineering and Computer Science
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Chapter 1
Introduction
This thesis will present the work completed as part of the development of the Compact
Optoelectronic Neural Coprocessor (CONCOP). While much of the research previously
completed on the project has focused on the microphotonics and optoelectronics needed
to communicate between planes in the system, relatively little attention has been focused
thus far on the electronics which will facilitate intraplane communications and perform
the neural computations. Since the proposed coprocessor will consist of multiple chips in
a stacked configuration, the area and resources devoted to electronics is likely to at least
equal that devoted to the optoelectronics and microphotonics. Therefore, the contribution
of this thesis will be to advance the project by developing the electronics comprising a single
plane of the system while still acknowledging that the inputs and outputs of this plane are
optical in nature and must be treated accordingly.
Given that the field of neural networks is over twenty years old, and that the CONCOP
project itself has been underway for several years, this thesis will begin with a brief review
of the relevant background work in the area as well as on the project itself. The work
completed as part of this thesis will then be presented. Chapter 2 will discuss system-level
architecture of the system. Chapter 3 will then focus on the mixed-signal integrated circuits
which implement this architecture. Once the architecture and circuits are in place, the
direction of the thesis will shift toward developing system models and training algorithms
that can be used to simulate the CONCOP. Chapter 4 discusses the training algorithms
as well as the hierarchial system models that allow accurate performance estimates to be
obtained in a timely manner, prior to having actual hardware. Chapter 5 then demonstrates
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this simulation environment by training the CONCOP to perform face recognition under
various operating conditions. Finally, Chapter 6 provides results from a test chip fabricated
to verify the fundamental circuit components, while Chapter 7 presents the conclusions of
this thesis and addresses areas of future work on the project.
1.1 Background on Neural Computing
The incredible increase of computational power in microprocessors over the past five decades
is well known. In the 1950's, computers that occupied entire rooms were the norm, yet these
machines could only perform the most basic arithmetic computations on a limited dataset.
With the onset of the personal computer era in the late 1970's, microprocessors became
ubiquitous as a new paradigm of computing emerged. Yet for all the advances made in
this time, computers still lack the ability to perform many of the functions that five year
old children perform effortlessly. For example, children are able to distinguish faces, vocal
patterns, and words written on a page, all with ease. Moreover, they are able to perform
these tasks even when the input data is obstructed, unfamiliar, or unclear. For instance,
children can recognize a parent who is wearing sunglasses, can understand the spoken voice
of a stranger who they have never heard before, and can read handwriting even when it is
smudged. In contrast, computers struggle with these tasks, particularly under these types
of sub-optimal conditions.
One of the reasons that humans can outperform computers in such tasks is that the
brain processes information quite differently than microprocessors. Whereas microproces-
sors are designed to perform sequences of complex arithmetic computations, the human
brain operates much slower, but with much more parallelism due to its complex architec-
ture. Therefore, although each computation takes longer and is not nearly as precise as
one computed by a microprocessor, the sum total of all of these operations is very powerful
for certain applications. For this reason, much research has been devoted to understanding
how the brain works and then applying this knowledge to build a network which functions
in a similar manner.
The composition of the human brain is believed to consist of perhaps 100 billion neurons,
each of which is a processing unit [1]. In addition to the sheer quantity of neurons, the brain's
power arises from the dense interconnections between neurons - some neurons are believed
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Figure 1-1: Model of a basic neuron with four synapses
to connect to as many as 10,000 other neurons [2]. These inter-neuron connections are
made with structures called synapses, each of which can be classified as either excitatory
or inhibitory depending on whether they enhance or diminish the probability of firing in
the post-synaptic neuron. Further these excitatory and inhibitory synaptic interactions
are use dependent which, in the biological context, constitutes learning and memory. The
result of this nearly random agglomeration is a massively parallel, fault-tolerant, redundant
processor.
In order to build computing devices that perform computation in a manner like that
of the brain, it is necessary to develop a model of how each of the neurons operates and
interconnects with each other. One of the most common models of the basic neuron and
synapse structure is shown in Fig. 1-1. In the figure, signals enter the synapses on the left,
are either enhanced or diminished depending on the weight associated with the synapse,
and are then summed in the neuron on the right. The neuron then applies a thresholding
function to the sum and outputs the result which propagates to further neurons via other
synapses. Although the thresholding function can take different forms, in simple terms it
can be thought of as a limiter which only passes the signal if it is above a certain level.
Therefore, the synapse is essentially a multiplier and the neuron is a summer with a built-in
thresholding device. The operation of the simple neuron can be modeled in the following
equation
k
y f (Z(xiwi)) (1.1)
i=1
where xi and wi represents the inputs and weights respectively, and f() is the threshold
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function of the neuron. The sum is competed over the k inputs to the neuron.
Neuron Transfer Functions
The thresholding function that the neuron implements can take one of several forms. The
hard-limit, or step-function, is the simplest of the transfer functions which can be imple-
mented. The step function simply compares the weighted sum of the inputs to a given
value. If the sum is greater than that value, the neuron turns on, or if the sum is below the
threshold, the neuron remains off. Essentially, this is a digital model of a neuron in that it
is always either on or off and its output can be described as 1 or 0, respectively. For this
reason, hard-limit neurons are often used at the outputs of neural networks which need to
interface with digital electronics since they essentially implement a 1-bit analog-to-digital
converter.
If the hard-limit function can be regarded as a digital neuron output, the linear transfer
function is its analog counterpart. In this situation, the output of the neuron is directly
proportional to the sum of its inputs. Essentially, no thresholding is being performed, since
any non-zero input will result in a proportional non-zero output. Neurons that incorporate
linear transfer functions are often used as the inputs of neural networks
The final common thresholding function is the sigmoid. The sigmoid can be regarded as
somewhat of a hybrid between the linear and the hard-limit transfer curve. Like the linear
case, the output of the sigmoid is monotonically increasing with the input, but not in a
linear fashion. Instead, it also shows characteristics of the step function in that there is a
high-gain region in the middle where slight changes in the input result in large differences in
the output. The sigmoidal transfer curve is probably the most commonly used thresholding
function for standard neurons since certain classes of problems require a continuous yet
nonlinear characteristic. The equation which models the sigmoid is
1
= 1 + 1-X (1.2)
where a controls the spread, or gain, of the curve. A comparison of the three common
thresholding functions is shown in in Fig. 1-2.
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Figure 1-2: Common neuron transfer characteristics: sigmoid (dotted), hard-limit (solid),
and linear (dashed). Again, much of the inspiration comes from neural science where neural
transfer functions have been measured and modeled [3, 4, 5, 6, 7].
1.1.1 Hopfield Networks
Due to the simplicity of the model for a neuron, a single such neuron and its associated
synapses is not very powerful by itself. In order to perform useful computation, it must be
connected to other neurons in some sort of network. Neural networks are typically classified
based on how the neurons are interconnected. Significant work completed by Hopfield
showed that a collection of neurons which were completely interconnected could be used
as a content addressable, or associative, memory and for solving optimization problems [8].
In this type of network, every neuron is influenced by the output of every other neuron
such that the system is dynamic. Hopfield showed that so long as the weights between two
given neurons were symmetric (each influenced the other equally) and that a neuron did not
directly feedback to itself, the system would be stable. A diagram of a Hopfield Network
is shown in Fig. 1-3, with four neurons (NO-N3), four inputs (XO-X3), and four outputs
(YO-Y3). Each neuron has a unique connection weight (not shown) for each input such that
the network would require storage for twelve weights.
Due to the nature of the interconnections, Hopfield networks do not have obvious inputs
or outputs. Rather, the network is trained by presenting a collection of reference patterns,
often called exemplars, to the network and adjusting the weights accordingly. Once the
network is trained, a corrupted version of one of the exemplars is presented, at which point
the outputs of each neuron recursively adjust. If the network converges, the resulting output
after stabilization has occurred is the output of the network.
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Figure 1-3: A Hopfield network with four neurons (NO-N3), four inputs (XO-X3), and four
outputs (YO-Y3).
1.1.2 Multilayer Perceptrons (MLP)
As the name suggests, multilayer perceptrons consist of at least two, but possibly many,
layers of individual neurons that receive signals on one side and output results on the other.
In contrast to the largely unordered structure of Hopfield networks, the MLP is much more
organized with signals entering on one side, propagating through the layers, and exiting
the other. In this manner, each neuron in a given layer communicates with neurons in
the previous layer and in the succeeding layer, but not within its own layer. Therefore,
unlike the Hopfield network, the traditional MLP is a strictly feed-forward network with no
recurrent, or feedback, loops between neurons.
Figure 1-4 illustrates an example of a MLP which is comprised of one input layer, one
hidden layer, and one output layer. Furthermore, every neuron in a given plane connects
to every neuron in both adjacent planes. While this is possible in small networks like the
one shown, it is much less feasible in larger networks, and is therefore not a fundamental
property of the MLP. Likewise, the network shown incorporates one hidden layer between
the input and output layers, although other networks might include several hidden layers
depending on the desired application. It has been shown that a MLP with one hidden layer
can approximate any continuous function if given an appropriate number of hidden layer
neurons [9]. In physically implementable neural networks, however, the number of hidden
layer neurons is finite and likely limited. In these situations it is much less clear how many
layers is optimal, with some research suggesting that additional layers actually impede the
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Figure 1-4: Multilayer perceptron with one input, one hidden, and one output layer.
training process while others find them to be beneficial [10, 11].
Recurrent Multiayer Perceptrons: Elman Networks
In 1967, Minsky stated that "Every finite-state machine is equivalent to and can be simu-
lated by some neural net [12]." Since finite-state machines perform logical operations based
on some combination of their inputs and previous outputs, the neural network models pre-
viously discussed can not fulfill this claim since neither Hopfield networks nor multilayer
perceptrons include the concept of memory. Multilayer perceptrons are feed-forward devices
in that information enters at the first layer and propagates only in the forward direction
until it reaches the output layer. Neurons co-located in the same layer are neither influenced
by each other nor by neurons in subsequent layers, but rather receive inputs only from the
preceding layer. Therefore, the MLP is limited to processing only data with spatial varia-
tion, not temporal characteristics. This makes the traditional MLP a static classifier since
the patterns it recognizes cannot change with time.
In order to process time dependent data and approximate the function of a state ma-
chine, feedback mechanisms must be added to the neural network such that the architecture
becomes recurrent. This can be accomplished by adding loops which allow the output of
hidden layers to be stored from one cycle and then used in the calculation during the subse-
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Figure 1-5: Multilayer perceptron with Elman-style memory elements. The memory ele-
ments store the previous output of the neuron and feed this value back during the next
cycle.
quent time steps as shown in Fig. 1-5. In this way, the output of the neural network acquires
a state dependence. This modification to the MLP architecture was proposed by Elman
and the network now bears his name [13]. Succeeding work has examined the computation
power of Elman-style networks and their ability to simulate the operation of finite-state
machines [14].
1.2 Prior Hardware Implementations of Neural Networks Uti-
lizing Optoelectronics
In the same way that much research has been done toward understanding and modeling how
biological neural networks operate, other research has focused on how to artificially replicate
these systems. Owning to the proliferation of integrated circuit technology, substantial work
has been done to design neural network circuits in silicon [15, 16, 17, 18, 19, 20]. One of
the key features is the ability to pack a large number of neurons onto a single chip which is
possible due to the large scale integration available in modern process technology.
One of the challenges of designing neural network hardware that mimics the structure
and operation of the brain is replicating the vast number of interconnections between neu-
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rons. While the neurons of the brain communicate with an estimated 10,000 other neurons,
resource limitations often limit physical neural networks to several orders of magnitude
fewer interconnections. Optical communication between neurons, or planes of neurons, has
been proposed as one solution to increasing the number of interconnections. A second idea
for increasing the number of interconnections has been to connect every neuron in a network
to a time-sharing bus such that every neuron receives the output of every other neuron. A
brief review of two optically interconnected and one digital bus-based neural network will
be presented in this section so as to provide a framework for, and preview the challenges
of, the CONCOP.
1.2.1 MLP using Bench Optics at UCSD
The first system to be examined is a multilayer perceptron which uses free space optical
communications for interlayer signaling. The system was first published by Krisnamoorthy,
Yayla, and Esener in 1991 as a prototype to demonstrate the feasibility of using optical
interconnects in neural processor applications [21, 22]. It combined both traditional ge-
ometric optics and VLSI systems by using optical lenses to create scaled versions of the
optical outputs which were then redirected to optoelectronic circuits for processing. This
resulted in a large system which required the support of an optics lab for operation. The
project was ultimately successful in that the system was able to consistently categorize
horizontal and vertical lines after being properly trained. Since the system was developed
at the University of California San Diego, it will be referred to as the UCSD MLP.
Architecture of the UCSD MLP
The UCSD MLP system is based on the Dual-Scale Topology Optoelectronic Processor
(D-STOP) architecture, previously developed for parallel matrix algebraic processing. This
architecture consists of arrays of neurons arranged in planes that consist of several subunits
corresponding to the synapses, dendrites, and soma of a biological neuron. The distin-
guishing feature of this architecture is the optics that are used to first demagnify and then
replicate the array of optical outputs from the neurons such that full connectivity with the
next layer is achieved.
A planar view of the system is shown in Fig. 1-6. The array of lenslets is used to focus
the beam of the argon laser onto the modulator array. These modulators are electronically
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Figure 1-6: Planar schematic of the UCSD MLP [22].
controlled such that an electrical input signal is converted to an optical form. The optical
modulators are arranged in a 4 x 4 array such that the input plane essentially has 16 neurons.
The 16 beams emanating from the modulators are then demagnified using the combination
of lenses Li and L2. As expected, the demagnified image is inverted and rotated with
respect to the output of the modulators. The computer generated hologram (CGH) and
lens L3 is then used to replicate the demagnified image into a 4 x 4 array and focus it on
the detectors of the array of neurons. As a result, each neuron receives the input from
every neuron in the previous layer such that full connectivity is achieved. Since there are
16 neurons in the previous layer, each neuron in the hidden layer requires 16 detectors.
Examples of the input, demagnified, and replicated images are shown in Fig. 1-7.
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Figure 1-7: Sample image at various stages of the UCSD MLP [22].
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[22].
Optoelectronics of the UCSD MLP
Each neuron in the hidden layer receives inputs from 16 neurons in the previous layer, and
therefore requires 16 synapses to properly weight these inputs. The synapse circuitry is a
hybrid topology which uses analog current mode multiplication coupled with digital weight
storage. A schematic of the synapses circuits is shown in Fig. 1-8. The input to each
synapse is a photodiode in the upper left of the diagram. The optical signal is converted to
electrical current by the photodiode and then to an electrical voltage by the load transistor.
A series of buffers is used to insure rail-to-rail signal swing of the resulting voltage pulse.
The multiplication of the input signal and the corresponding weight is performed in a 5-bit
multiplying digital-to-analog converter (MDAC) where the PMOS transistors connected to
weights D1-D4 are scaled in a binary fashion such that the current sourced by the MDAC
is proportional to the weight applied. The weight is stored as a 5-bit binary number where
the most significant bit connected to D5 is a sign bit. Therefore D5 is used to steer the
synapse current into either the excitatory or inhibitory wire depending on the sign.
The summation of the synapse output currents is divided into two stages through the
addition of fan-in units. Four synapses are grouped together as shown in Fig. 1-8 into one
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Figure 1-9: Block diagram of the USCD MLP neuron [22].
fan-in unit, and then the four fan-in units are connected to the neuron of the neuron as
shown in Fig. 1-9. The function of the fan-in unit is to find the net synapse current by
taking the difference of the summed inhibitory and excitatory currents. The net current
(either excitatory or inhibitory) is then passed to the neuron circuitry which sums the four
fan-in currents and generates the output pulses.
UCSD MLP System Size and Performance
Since the UCSD MLP uses bench optics, discussions of system size have two components.
The overall optical length of the system, found by summing the focal lengths of the various
lenses in Fig. 1-6, was stated to be 60 cm. At the microelectronic level, the relevant size is
found by considering the area occupied by the optoelectronics. Although this number was
not directly reported by the authors, it was noted that a large area was consumed owning
to the large area of the digital weight storage and the exponentially sized transistors of the
MDAC. However, the authors suggest that the area could be reduced in future versions
of the system by using analog weight storage and a suitably modified multiplier. In a 2-
pm technology, a synapse density of 104 synapses/cm 2 was believed possible with these
modifications. Assuming 16 synapses per neuron, and that the neuron circuits consume
trivial area, a neuron size of 1600 pm 2 (40 pm x 40 pm) can be inferred. This compares
with a previously published paper by the authors (published pre-silicon) where the neuron
size was estimated at 25,000 pm 2 (158 pm x 158 pm). Therefore, the actual neuron size
can be assumed to be between these two figures.
System performance was measured by training the network to categorize horizontal and
vertical lines, meaning that the output of the system would indicate the presence of such
a line in the 4 x 4 input array. A model of the system was assembled in software such
that the network was trained out-of-the-loop. The model was presented with 20 noisy
horizontal and vertical lines such that synaptic weights were determined. These were then
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downloaded to the prototype hardware. Tests indicated that the system correctly identified
any of the horizontal or vertical lines. The authors use a connections per second (CPS)
metric to evaluate and compare the performance of the system. Connections per second
refer to the number of connections between neurons that are made each second. Since the
processing power of a neural network is related to the number of synapses and neurons, this
is a quantitative means of performance evaluation. By measuring the minimum detectable
output pulse to be 100 ns, the system was estimated to operate at a maximum of 640 million
connections per second (CPS).
1.2.2 MLP for Robot Control at FSU
The second neural network processor to be considered was proposed by Maier, Becksteain,
Clickhan, Erhard, and Fey in 1999, and will be referred to as the FSU MLP since it was
developed at the Friedrich-Schiller-University in Jena, Germany [23, 24]. It is based on a
multilayer perceptron architecture which uses digital optical communication between layers
and digital computation in the neurons. It was developed as part of the control system for
a hopping robot.
Architecture of the FSU MLP
The proposed processor consists of a traditional multilayer perceptron with one input layer,
two hidden layers, and one output layer as shown in Fig. 1-10. The input layer is used
only to generate the optical inputs for the first hidden layer, and thus no computation is
Input Hidden Hidden Output
Layer Layer #1 Layer-#2 Layer
1 // 0 4 0 4 
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Electronic Signals Optical Signalsn
Figure 1-10: The FSU MLP with 1 input, 2 hidden, and 1 output layer [23].
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performed. Likewise, the output layer is used to generate the output through the use of a
linear transfer function. In contrast, the transfer function of each of the hidden layers is a
non-linear sigmoid. By including two hidden layers, it is believed that the system can be
trained to recognize any function.
All of the communication between neurons is performed using optoelectronic transmit-
ters and receivers that communicate between layers of the device. Since the processor is
fully feed-forward, no lateral communication between neurons is provided. As in a typical
MLP, the FSU MLP connects the output of each neuron in a plane with every neuron in
the succeeding plane via one of that neuron's synapses. In order to accommodate back-
propagation training algorithms, the processor uses 8-bit resolution for the optical links.
Depending on whether parallel, serial, or more likely, a hybrid data transmission protocol
is used, T (1 < T < 8) transmitters are included in each neuron such that j bits are sent
in each transmission. For example, if four transmitters are used, two transmissions of 4 bits
each are sent, such that the full 8 bits of the output are eventually transmitted.
FSU MLP Neuron Structure
Each neuron of the FSU processor consists of three main components, specifically the input,
electronic processing, and output blocks. The input block consists of an array of T x N
receivers, where T represents the number of bits sent per transmission and N the number
of neurons per layer. Therefore, each input block stores 8 x N bits of data in an array
that represents the outputs of every neuron in the proceeding plane. In the actual system
reported, T was set to eight such that the processor utilized fully parallel communications
between planes. With a reported ten neurons (N = 10), this resulted in each input block
requiring 80 receiving units. Given that the hidden layer also consisted of N neurons, a
total of 800 receivers are required on a given layer of the device. Once the activation state
has been received from the neuron in the previous layer, it is stored in local memory to
await processing. For the system with ten neurons per plane, each neuron requires 80 bits of
memory for the activation states plus eight bits for the bias for a total of 88 bits of memory.
The electronic processing block resides between the input and output components and
comprises the circuits required to emulate the thresholding performed by the neuron. The
processing block is composed of several subsections including two memories (for both layer
inputs and weights), a multiplier, an accumulator (for the output), and a look-up table based
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Figure 1-11: Digital processing block of the FSU MLP [23].
transfer function. A block diagram of the processing block is shown in Fig. 1-11. Operation
of the block begins with the loading of the activation state and corresponding weight for a
given neuron into the multiplier. This product is then added to the accumulator. After all
of the products have been added to the accumulator, the resulting sum is used as the index
into the transfer function look-up table. The result is stored in the output memory.
The simplest component of the neuron is the output block. This block consists of T
transmitters (VCSELs) such that the activation state is transmitted to the neurons in the
next layer. Since the system described used fully parallel communications, eight transmitters
were needed per neuron such that each bit was sent in parallel to the next layer of neurons.
Optical Signal Analysis of the FSU MLP
The output block of one neuron and the input block of a neuron in the succeeding plane are
arranged as shown in Fig. 1-12 such that a signal from the transmitting layer is received by
many neurons in the receiving layer (where only four receiving neurons are shown for clarity).
The optics necessary to split and redirect the incident optical beams are not discussed by
Sending Layer
881
11 8 1 8
~18
Receiving Layer
Figure 1-12: Transmitter and receiver configuration in the FSU MLP [23].
35
the authors, although a calculation to determine the theoretical optical fan-out is presented.
The authors assume that 20 pA of current (Iph) is necessary to switch a gate in 0.8-pm
CMOS technology. By assuming a responsivity of 0.35 A/W (R) the power which must be
detected in a single receiver for the bit to be properly received is found to be 57 jiW.
phorep 
- 57 pW (1.3)optrec 
- 0.35A/W
Since the system was expected to use VCSELs for the transmitters, transmit power was
assumed to be about 5 mW (Popt-trans). Therefore the fan-out, or the number of receivers
capable of receiving a signal from a single transmitter, was calculated to be 87.
FOM < Pop~trans =87 (1.4)
Popt-rec
It should be noted that the authors assume perfect diffraction efficiency (7=100) of the
holographic gratings.
System Size, Performance, and Scalability
The authors report an overall neuron size of 700,967 pm 2 after completing layout in the
0.8-jim process. A breakdown of the area required for various components is shown in Table
1.1. The digital processing capabilities, specifically the adder and multiplier, required in
each neuron significantly increase the area consumed. Furthermore, the area estimates do
not include routing resources or the additional 35% increase that occurred during timing
optimization.
Since each layer of the system included 10 neurons, the size of each chip, or layer, was
32,000,000 im 2 (5700 pm x 5700 pm). The authors did not report estimates for power
Component Chip Area (pm2 )
Weight Memory 152,741
Activation state memory 139,409
8 x 8 bit Pezaris multiplier 230,048
16-bit carry-ripple-adder 76,698
Transfer function 38,341
Table 1.1: Area of selected components for the FSU MLP [24].
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consumption, nor did they report technical details of the holographic diffraction gratings
used to direct the optical signals between layers. A brief discussion of the optimal number
of hidden layers indicates that the system was expected to be scalable such that additional
hidden layers could be added. Additionally, the system was designed such that each physical
neuron could be multiplexed to emulate multiple logical neurons.
The reported connections per second (CPS) for the system when fully parallel commu-
nications are used between the planes was 1 x 1010 CPS, assuming one logical neuron per
physical neuron. The authors further claim that this performance compares favorably with
the highest performing neural processor (which use analog computation) while maintaining
the same accuracy of digital implementations, thereby outperforming these digital versions
by an order of magnitude.
The use of fully digital computation and communication insures a high-degree of ac-
curacy in the computations throughout the system, but it comes with a price. Digital
multipliers take considerable resources, both in terms of area and power consumption, such
that the size of a single neuron would be large, and thus fewer neurons could be included
in a plane of a given size. The size required for the standard cell components necessary to
implement a single neuron was reported to be 700,967 pm 2 (837 pm x 837 pm), a figure
which does not include the area needed for both intra-neuron and intrer-neuron routing
[24].
1.2.3 Digital Bus-Based Neural Networks
Another approach to increasing the number of interconnections between neurons has been
to use a bus-based architecture in which every neuron is connected to every other neuron in
an arrangement resembling that of a Hopfield network. One such processor was developed
at Hitachi and first published by Yasunaga et al. in 1989 [25, 26, 27, 28]. A representative
model of the processor is shown in Fig. 1-13 which comprises four neurons. Full connectivity
between the neurons is achieved by connecting each neuron output to the data bus which
is then connected to the inputs of the other neurons.
Although the Hitachi processor provides full connectivity, only one synapse is needed
per neuron due to the time-sharing characteristic of the data bus. The system operates like
a synchronous system in that each neuron is assigned a time slice from the master clock
cycle during which it places its output on the data bus. Therefore, each neuron only requires
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Figure 1-13: Hitachi bus-based architecture with four neurons. [27].
one synapse, but this synapse is used multiple times during a given cycle. An address bus
is used to identify which neuron has control of the bus at a given point during the cycle.
Each of the neurons in the system is comprised of one synapse containing a local memory
for storing addresses and weights as well as a multiplier for computing weighted activation
states. Each neuron consists of an adder followed by a register for accumulating the sum of
these weighted states as well as a second register for storing the previous sum, or activation
state, of the neuron. A block diagram of a single synapse-neuron pair is shown in Fig. 1-14.
Since the non-linear squashing function is not unique to a given neuron, it is integrated into
the data bus of the entire system such that it does not need to be replicated locally.
A typical clock cycle of the processor begins with neuron NI placing its output from
register B on the data bus. Neurons N2:N4 simultaneously index into their local memories
and load the weight corresponding to their connection with NI into their multiplier. (Since
the memory required to store the addresses and weights grows as n2, the system actually
only stores the top N weights, such that the concept of an 'address hit' is used. Therefore,
Address Weight
Sum A -+B +Bust
Address+ Data Multiply Registers
BusBu
Synapse Neuron
Figure 1-14: Neuron structure of the Hitachi bus-based architecture. [27].
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Neuron Output Resolution
Synapse Resolution
Wafer Size
Chip Size
Neurons / Chip
Chips / Wafer
Neurons / Wafer
Neuron Size
Process
Fractional Cycle Time (FCT)
Master Cycle Time
Power Consumption
Power / Neuron
Table 1.2: Summary of the 1990
9 bits
8 bits
5-inch
12 mm x 12 mm
12
64
576
12 mm 2 (3.5 mm x 3.5 mm)
0.8 pm CMOS 3-layer metal
464 ns
267 ps = FCT x Neurons
5 W / wafer
8.7 mW
Hitachi neural processor [27].
an AND gate is introduced into the circuitry to load zeros into the multiplier in the event
that an address hit does not occur.) The output of NI (via the data bus) is also loaded into
the multiplier such that that product represents the excited or inhibited activation between
the two neurons. This value is then accumulated in register A. After this operation is
completed, the address bus increments and neuron N2 places its output from register B
on the data bus and the previous steps are repeated. Once each of the neurons has been
granted control of the data bus once, every neuron has been updated and one master clock
cycle has completed. At this point, the neurons transfer their activation states from register
A to register B in preparation for the cycle beginning anew.
Hitachi published systems based on this architecture in 1989, 1990, and 1991, with 540,
576, and 1152 neurons respectively, all using 5-inch wafers in 0.8-pm CMOS technology.
The first two systems used off-chip learning, while the third implemented on-chip learning.
In order to facilitate comparisons with other off-chip learning neural networks, the 1990
Hitachi processor will be further analyzed. A summary of the published results of this
processor is shown in Table 1.2.
The Hitachi network was tested by solving the well-known traveling salesman's problem
where 16 randomly located cities must be connected by a minimal-distance path. The
neural processor was able to solve the problem in 0.1 seconds, while a Hitachi supercomputer
required 1 second.
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1.2.4 Discussion of the Selected Prior Neural Network Processors
The UCSD MLP made several contributions to the field of neural networks. The novel
approach of using demagnifying and replicating optics was shown to provide full connectivity
between two layers of a MLP. Scalability of the system was shown meaning that additional
neurons could be added to the layers or more layers to the system, while still maintaining the
same degree of connectivity. In addition, several innovative analog circuits were developed
for use in the optoelectronic processing blocks.
While the UCSD MLP demonstrated the use of holographic gratings as a means of beam-
steering in an actual neural network system, it required bench optics and instrumentation
typically reserved for an optics laboratory to accomplish it. Since the system was published
as a prototype or proof-of-concept system, this is expected. In order to implement the
device in a manufacturable system, however, integration and miniaturization of the optics
will be important.
The FSU MLP demonstrated progress toward the goal of integrating both the optics and
silicon wafers into a single package. The proposed system showed full connectivity between
layers of an MLP with up to 80 neurons on a layer using free-space optics. However, since
this system had yet to be fabricated it is not possible to say that the proposed system was
a success.
Even though the system was not fabricated, several points can still be learned. The
decision to use digital computation in the processing block required substantial area to
implement. The neuron size for this network was projected to be much larger than the
UCSD system, despite the fact that it used a more modern 0.8-pm process with a feature
size less than half of the earlier system. The use of fully parallel communications also
required substantial area. In addition, the authors did not provide power estimates for the
system, despite the fact that digital computation and communication is known to have a
high power consumption. These issues, coupled with the optimistic assumptions regarding
the optical holographic gratings (such as 100% diffraction efficiency) seem to imply that
this system would face issues regarding scalability. Although it would likely function for
small numbers of neurons, as the system grows both in the number of neurons (chip size
increases) and the number of layers (system size increases), the heat from the added circuits
and devices will be difficult to dissipate.
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The Hitachi neural processor provides an interesting alternative to the interconnect
problem. By utilizing a global data bus, a fully connected network was demonstrated. This
system is also readily scalable since additional neurons can be added on additional wafers
and then connected to the data bus. The authors correctly point out that cycle time in
this scenario grows linearly with the number of neurons n, since the master cycle time is a
linear function of n.
The resources required by this processor are the primary disadvantages. The system was
developed using wafer-scale integration meaning that entire wafers (rather than individual
chips) were used. Chip area of this magnitude tends to be very expensive. The 1991 Hitachi
processor comprised 1152 spread across 8 wafers, thus putting this system in the league of
supercomputers both in terms of performance and price [28]. The massive area of the
neurons is largely due to the digital circuits and weight storage required by the fully-digital
architecture, similar to that of the FSU MLP.
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Chapter 2
The CONCOP Project
Although microprocessors have made tremendous increases in performance over the past two
decades, they still perform sub-optimally for certain classes of problems, specifically those
involving the synthesis and processing of large, parallel data sets. Substantial research
in the 1980's and early 1990's focused on using neural network algorithms to process this
type of data with much success. Most of this effort, however, resulted in sophisticated
neural network-based software algorithms rather than physical neural network hardware.
Consequently, most neural network-type signal processing systems today consist of neural
network algorithms running on traditional sequential (i.e. Intel-based) microprocessors. The
two key reasons which explain this are (1) the massive number of interconnects between
neurons were difficult to replicate in 2-D electronic circuits and (2) the cost of fabricating
integrated circuits was great enough that it was impractical to assemble a large enough
network of neurons to be useful.
For this reason, a compact, pixellated, parallel, optoelectronic-integrated-circuit (OEIC)
processor is being developed as a complementary coprocessor to assist with problems that
are computationally cumbersome for the traditional serial electronic machine [29]. This
processor will exploit the on-going commercial revolution in hybrid Si-GaAs technology
which allows high-speed GaAs devices (detectors and light sources) to be post-processed
onto cheap, readily-available silicon substrates which allow for the very large scale integra-
tion of mixed-signal integrated circuits needed for computation and memory. This approach
will permit the desired scaling of pixel density with minimal fabrication penalty. This co-
processor will achieve the desired signal processing versatility by combining the parallel
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and longitudinal (interplane) free-space communication strengths of optics with the trans-
verse (intraplane) communication and computational strengths of electronics in an optimal
manner.
This chapter will provide an overview of the CONCOP project currently underway in
the Photonic Systems Group at MIT. This will include a review of the project's objectives
and potential applications. Work previously completed on the project, which has focused on
the microphotonics and optoelectronics necessary for interplane communication, will also
be presented. Finally, the previous system architecture will be described along with the
modifications made as part of this thesis.
2.1 Background of the CONCOP Project
Threshold Lasers or Bragg Grating
Electronics RCLEQS Spacer
Photodetector plate
Array
uncluttered
input Object Preprocessing imaging
embedded in Optics Lens
clutter jr _
Figure 2-1: The CONCOP being used for image enhancement and clutter removal. Adapted
from [29].
The objectives of the CONCOP project are to design, simulate, fabricate, and test, as
well as develop algorithms and architectures for a compact, versatile, rugged, hermetically-
sealed, general-purpose optoelectronic-integrated-circuit neural coprocessor system that can
perform real-time analysis of incoming data streams, perhaps from an imaging device (for
clutter reduction and feature extraction, for example) or from a PC. Compactness is to
be achieved by integrating electronic, optical and optoelectronic components into a single,
solid, permanently-aligned block that will be about the size of a standard CD-ROM drive.
This means it will be small enough and light-weight enough to be deployed in the most
resource-limited applications where real-time data analysis is required. By employing a
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massively-parallel neural network architecture, the proposed system will be able to analyze
multiple data streams in less time than traditional sequential microprocessors, thereby
making the system well-suited to real-time signal processing. Fig. 2-1 shows one possible
application of the CONCOP being used for image enhancement and clutter removal. By
attaching the inputs of the CONCOP to the outputs of an imaging device, the CONCOP
would be used to remove the clutter to present an unobstructed image to the user.
The architecture of the neural coprocessor is based on a layered 3-D cascade of the unit
pixel shown in Fig. 2-2. Each pixel consists of one photodetector, nine light sources, nine
Bragg micro-holographic diffraction gratings and the associated electronics. Note that in
this architecture, the input and output light to and from each pixel are on opposite faces
of each OEIC wafer, thus enabling the desired cascadability.
Structurally the device is simple since the photodetector, electronics and light sources
are all integral parts of the same smart-pixel OEIC wafer. That is, there are only three
components in a physical layer of the system (the silicon OEIC wafer post-processed to
contain GaAs devices, the holographic interconnection grating plate that abuts the array
of light emitters, and an optically neutral spacer). The floorplan of a single pixel is shown
in Fig. 2-3 where the detector receives signals from the preceding layer, passes them to the
electronics for processing, which in turn drives the VCSEL array to communicate with the
succeeding layer. The weights which are used to program the connections are loaded by the
controller into the CONCOP.
To demonstrate the system-level concepts the first neural image processor will be based
on a multilayer perceptron (MLP) architecture which will allow for the demonstration of
Input Output
OtcIOptical
Signal Sinal
Photodetector
Threshold Holographic
Electronics VCSELs Interconnection
Grating
Figure 2-2: The CONCOP unit pixel. The unit pixel is tiled and cascaded in a 3-D array
to create the CONCOP.
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Figure 2-3: Floorplan of a single pixel of the CONCOP. (features are not to scale)
massive integration of devices and the ability to learn in response to inputs. The weights
associated with each synapse and neuron will allow the system to be trained to detect
various features and patterns in the incoming data (to perform image fusion, for example).
Moreover, the reconfigurable interconnections within the device will allow the weights to be
updated thereby permitting the system to use apriori knowledge and the outcome of past
decisions to make more accurate assessments in the present.
The tasks to be completed toward the development of the CONCOP can be approxi-
mately broken into four main ares of research as follows:
" Develop architectures, supporting circuits, and training algorithms for sparsely-connected
neural-network algorithm
" Design, fabricate and characterize novel 2-D arrays of GaAs-Si OEIC cascadable
smart pixels containing detectors, computational circuitry, and vertical-cavity surface-
emitting lasers (VCSELs)
" Design, fabricate and characterize novel reconfigurable micro-optical interconnection
elements based on arrays of Bragg-holographic phase gratings
" Align (with the help of a mask aligner) and glue all the components of the processor
(OEICs, interconnection elements optically neutral spacers) together into a rugged,
compact, modular multilayer sandwich configuration so as to permanently solve the
microoptics alignment problems
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The body of work completed in this thesis primarily addresses the first task above and
brings it to a level of readiness on par with the optoelectronics and holographic intercon-
nections. By advancing the work in this area, future work on the project will be able to
begin assembling a prototype system as proposed in the final item.
Potential Applications for the CONCOP
There are several important multi-dimensional signal-processing problems that are of signif-
icant importance for which the proposed neural coprocessor would be optimal. Depending
on the target application, the coprocessor could be configured to interact directly with a
pre-processing instrument (such as in the back plane of an imaging device) or as part of a PC
in which tasks amenable to neural algorithms are offloaded by the primary microprocessor
(just as Intel originally developed a math coprocessor to free the CPU from floating-point
intensive tasks). Examples of typical applications are problems that require synthesis and
processing of large, parallel data sets, such as:
" Fusion of multi-spectral-multi-polarization sensor output images for contrast enhance-
ment
" Real-time adaptive optical wave front phase computation
" Multi-sensor signal processing (e.g. for robotic guidance and control)
" Pattern recognition from noisy and fragmented input images
" Image segmentation for medical applications
" Probabilistic reasoning, estimation, extrapolation and interpolation.
2.2 Prior Work on the CONCOP
Much of the previous work on the CONCOP has focused on the second and third research
areas outlined above. Prof. Fonstad and his group have been developing techniques for
post-processing GaAs optoelectronic devices onto standard silicon wafers. Additionally,
research within the Photonic Systems Group has demonstrated early versions of the micro-
holographic arrays needed to steer the optical signals from one layer to the next. An
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overview of the work in these areas will now be presented, while the previous work relating
to the CONCOP system architecture will be presented in the following chapter.
2.2.1 Holographic Interconnections
One of the significant difficulties in building neural hardware is integrating the high-bandwidth
connectivity fabric needed between neurons. To accomplish this, the CONCOP utilizes a
layer of holographic interconnection elements which provide dynamic connectivity between
a neuron in one plane with the nine nearest neighbor neurons in the next. An overall view
of the nearest neighbor interconnection scheme is shown conceptually in 2-4. Note that
there are nine subpixel holographic gratings within a single pixel of the nearest-neighbor
Bragg holographic optical interconnection element.
0 EIC Array
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Electronics
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Control Photodetector
Figure 2-4: The longitudinal nearest-neighbor interconnection system. A pixel in one plane
communicates with nine pixels in the succeeding plane through the use of nine VCSELs and
a Bragg holographic interconnection array for beam steering [29].
There is one subpixel VCSEL behind each subpixel holographic grating of the intercon-
nection element, and each laser is individually addressable by the controller through the
VLSI electronics. This establishes a specific pixel-to-pixel connection with a weight con-
trollable by adjustment of the laser intensity. That is, a particular interconnection between
two pixels is achieved by turning on the appropriate laser that illuminates its corresponding
interconnection sub-grating in the source pixel. This approach increases the flexibility and
programmability of the interconnection pattern, and indeed patterns other than nearest
48
neighbors can be achieved by changing the interconnection hologram.
Recent work on the holographic interconnections for the CONCOP have focused on
developing mathematical models of the hologram reading and writing process as well as
the construction of a novel hologram writer. This writer has proved capable of writing
holograms with over 90% diffraction efficiency, which confirms the validity of the models
[30].
2.2.2 Optoelectronic Device Development and Integration
In order to create cascadable smart-pixel array OEICs in which optical signals are re-
ceived on one side and transmitted on the other, the CONCOP will use GaAs devices post-
processed onto a standard silicon substrate using a novel OptoPill Assembly process[31].
This approach allows the CONCOP to leverage the low-cost of silicon for its VLSI compu-
tational electronics and weight storage memories while obtaining the high-speed character-
istics of GaAs for the VCSEL drivers.
The OptoPill Assembly process is a new optoelectronic integration technique being
developed at MIT by Professor Clifton Fonstad and his group. It is the most recent version
of their approach to solving the problem of integrating III-V functionality with silicon
that they term RMS Integration, where RM3 stands for Recess Mounting with Monolithic
Metallization. This technique has been successfully demonstrated with the application
of Optical Clock Distribution for Microprocessors, and is currently being adapted to the
objectives of the CONCOP.
Vertical Cavity Surface Emitting Lasers (VCSELs) will be integrated, by the OptoPill
Assembly process, into the initial OEICs as shown in Fig. 2-5. These devices will be designed
for operation at either the 0.83 pzm or 0.98-pim wavelength, depending on the detector. As
compared with light emitting diodes, VCSELs will increase the diffraction efficiency of the
holographic interconnects, the output optical power levels, and the directionality of the
emission. In addition, VCSELs can be very efficient. They emit a symmetric cylindrical
pattern of light that is easy to work with optically; they are also relatively simple to process
after epitaxy and are easy to test.
In many applications the performance of silicon-based detectors is not acceptable and
III-V detectors are the only option, but for the objectives of the CONCOP, the performance
available from silicon devices will be adequate. If the system is operated at a short wave-
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Figure 2-5: Profile view of a single pixel of the CONCOP showing VCSELs integrated
onto a silicon wafer alongside CMOS circuitry. The substrate has been thinned to increase
sensitivity to the optical inputs [31].
length at which silicon is opaque it will be possible to use photodetectors fabricated with
the standard CMOS process directly. This will require the substrate to be thinned so that
the incident light signals can reach the detectors.
2.2.3 Architecture of the CONCOP
Previous work on the CONCOP architecture focused on developing and modeling a mul-
tilayer perceptron (MLP) which met the overall vision of the project, namely that signals
would propagate through a cascade of layers before exiting through the other end of the
system. The resulting system collapses two logical layers of neurons onto each physical layer
of the device. A diagram of this architecture is shown in Fig. 2-6 in which three planes each
contain two logical layers. This MLP would traditionally be considered to have six layers of
neurons, four of which are hidden. The system utilizes both electrical and optical signaling
for inter-layer communications, depending upon whether the two layers reside on the same
physical plane of the system. If the two layers are co-planar, then electrical communication
is used, and if the two layers are on adjacent planes separated by free-space, then optical
signals are used. Basic Matlab models of this system were created to better understand the
system [32].
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Figure 2-6: Previous system architecture of the CONCOP with both optoelectronic and
electronic neurons. Each electronic neuron receives inputs from 5 co-planar optoelectronic
neurons and transmits its output to 9 optoelectronic neurons in the succeeding plane. The
figure shows three planes of neurons, each of which contains two logical layers of neurons.
Adapted from [32].
Since the two layers which are collapsed into one plane of the device use different signal-
ing protocols, they must consist of different types of neurons - optoelectronic neurons and
electronic neurons. The optoelectronic neurons are quite simple, and consist of only a pho-
todetector and a transimpedance amplifier. These neurons receive inputs from nine lasers
in the previous plane, each of which is modulated by the previous neuron so as to emulate
the functionality of a synapse. The current output from the photodetector is then passed
through a transimpedance amplifier which linearly converts this value to a voltage. This
voltage is the output of the optoelectronic neuron. Since the photodetector is generally a
linear device, the transfer curve of the optoelectronic neuron is linear, as long as the device
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is not saturated.
The electronic neurons, which are co-located in the same pixel, each receive inputs
from the n neighboring optoelectronic neurons as well as from the co-located optoelectronic
neuron, for a total of n + 1 inputs. Each of the inputs is connected to the neuron via
an independent synapse circuit. The neuron sums these weighted n + 1 inputs, applies a
sigmoidal transfer function, and outputs a voltage. Each pixel then has nine laser drivers
associated with it, such that it can communicate with the nine nearest neighbors in the
next layer, which resides on the next plane. The voltage output from the neuron is used to
modulate the laser drivers, thus replicating the synapse between these layers. The value of
n determines the sparseness of the interconnections. It is 4 in the case of nearest neighbors
and 8 for nearest neighbors plus corners. In the case of a fully-connected network, n would
be equal to N where N is the number of neurons in the preceding layer such that the two
layers are fully connected. For the system in Fig. 2-6, n = 4.
Analysis of Longitudinal Interconnects
Due to the constraints of the holographic interconnects, those layers communicating via
optical signals can communicate with nine neurons in the succeeding layer. The co-planar
layers that communicate electrically, however, have substantially more flexibility due to
fewer physical limitations. The layers communicating electrically can conceivably have
global interconnections, meaning that every neuron in one layer could be connected to
every neuron in the next. The challenges of such a communication model are that the
number of connections grows by n2 where n is the number of neurons in a given layer.
In collaboration with Dr. Ben Ruedlinger, an alternative solution to the massive amount
of wiring needed to implement global interconnects between the two co-planar layers was
explored [32]. The proposed system was reminiscent of the Hitachi bus-based neural proces-
sor previously discussed. In such a system, the output of every optoelectronic neuron and
the input of every electronic neuron is connected to a bus, rather than to other neurons.
Then, when an optoelectronic neuron is ready to output its state, it takes control of the
bus and broadcasts its value to all of the electronic neurons in the next layer. Each of
these neurons then simultaneously reads this value, looks up the weight associated with the
broadcasting neuron, multiplies the weight by the data received from the bus, and inserts
the product into its accumulator. The process is repeated until every optoelectronic neu-
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Figure 2-7: Training times for four interconnect schemes between co-planar layers.
ron in the layer has placed its output on the bus. When every optoelectronic neuron has
broadcast its state, the cycle is over, and control reverts to the original neuron. In this way,
an electronic neuron in a layer ultimately receives inputs from every optoelectronic neuron
in the preceding co-planar layer, thus implementing global interconnects between the two
layers.
A model of the proposed system was constructed in Matlab using the neural network
toolbox [33]. The results of these simulations were very encouraging and are shown in
Fig. 2-7. As the plot shows, increasing the number of interconnections drastically increases
the storage capacity of the network. It also lowers the overall training time to learn a
given set of inputs. Much of this performance increase can be attributed to the large
increase in the number of synapses available. With a global interconnect scheme between
co-planar layers, the number of synapses from one layer to the next is n 2 where n is the
number of neurons in each layer. (For communication between layers which were not co-
planar, the interconnect scheme was modeled as 9-way nearest neighbors with corners.)
Since each synapse is programmable, the more synapses that the network has, the more
degrees of freedom that exist in its programmability. Therefore, for a given number of
neurons, the amount of information that the network can store increases with the number
of interconnections or synapses between neurons, and thus global interconnects between
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co-planar layers significantly increase the learning capacity of the system.
Implementation Issues of Global Longitudinal Interconnects for Coplanar Lay-
ers
With the benefits of a globally connected co-planar layers demonstrated in simulation,
implementation of such a bus-based system was considered. Since the network would use
digital communication between co-planar layers and analog signaling between layers in
adjacent planes, an analog-to-digital converter (ADC) would be needed to bring the inputs
from the previous plane into the digital domain. In addition, digital weight storage would
be needed such that the weight associated with a particular synapse could be accessed once
the output from a transmitting neuron was received. The multiplication of the weight and
output would then require a digital multiplier followed by an adder for accumulating the
sum of this multiplication as well as the previous computations. Once a full cycle had been
completed, a digital-to-analog converter (DAC) would be used to convert the digital output
to an analog level in order to drive the optoelectronic signaling devices.
Given that one of the goals of the CONCOP is to use a large number of smaller neurons,
it is necessary to consider the amount of space that the aforementioned hardware will
consume. Since each neuron needs an ADC, DAC, MAC (multiply and accumulate), and
associated control logic, these units are part of the fixed cost. The number of weights,
however, is a variable cost since it is proportional to the number of neurons. Furthermore,
the area of the weight storage is proportional to the resolution desired, such that to store an
8-bit number requires twice the space as a 4-bit number. (For the purposes of the analysis,
8-bit resolution was assumed for all components.) In addition, each pixel must also contain
a photodetector to receive the incoming signals and the laser driver to transmit the output
of the electronic neuron. However, since these components are considered fundamental to
any architecture selected, they are not included in the comparison. As a result, the following
first order equation was developed to model the area required for a pixel
ATotal = AADC/DAC + AMAC + ALogic + (nAWeight) (2.1)
where A represents the area of each component and n the number of bits stored in each
weight.
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After estimating the area of each of the above components, it is apparent that that the
physical area of the components involved is much greater than that specified in the goals
of the project. Several ideas were considered to reduce this area, however. Arranging the
electronic neurons into clusters that share a common data converter in a time-interleaved
manner could reduce the fixed space consumed by the ADC/DAC. The coefficient a in
front of the converter area reflects the number of neurons associated with a given cluster.
Of course, as more neurons share the same converter, the cycle time of the system will
increase since the conversion of the interplane signal from analog to digital form sits in
the critical path. Another optimization proposed involves having an individual electronic
neuron only store the H highest weights, rather than all of the weights. This is based on
the assumption that a few connections dominate the computation performed in a neuron.
This fixes the AWeight coefficient at H, meaning that the neuron will only store the top H
weights.
ATotal = aAADC/DAC + AMAC + ALogic + (HAWeight) (2.2)
where A is again the area of a particular component, H is the integer number of weights
being stored, and a is the cluster coefficient indicating how many neurons are in each cluster.
Even with these area reduction schemes, the hardware needed to implement the bus-
based architecture is simply too great to be feasible for the proposed processor. By simulat-
ing the model, however, a better understanding of how the number of synapses influences
the capacity of the system was discovered. Two key conclusions were drawn from the
bus-based architecture analysis and simulation. Firstly, it is beneficial to have global in-
terconnects between layers, or more realistically, to maximize the number of interconnects
between layers. Secondly, digital computation is area intensive. Future implementations
will implement analog computation along with analog communication between layers.
2.3 A New System Architecture for the CONCOP
Since global interconnections between layers, either coplanar or otherwise, is not feasible,
the benefit of having two logical layers on a single plane is diminished. Therefore, a new
architecture for the CONCOP is proposed. This topology simplifies the design by using
only one type of neuron. Furthermore, since it will only place one layer of the multilayer
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Figure 2-8: New CONCOP architecture with all optoelectronic neurons. Each neuron
receives inputs from nine neurons in the previous plane and transmits its output to nine
neurons in the succeeding plane. All neurons implement a sigmoidal transfer function which
increases computational power and all interlayer communications are done optically. Each
of the three layers of optoelectronic neurons shown in the figure requires its own plane.
perceptron on each plane, it will reduce the complexity of the system.
The neuron in this modified topology is functionally simple. It consists of a photode-
tector which sums the incident optical signals from the previous plane. A transimpedance
amplifier then converts this photocurrent to a voltage which becomes the output of the
neuron and can be easily distributed to an array of synapses. Each synapse serves as a link
to a neuron in the next layer, and can weight the signal passing through it appropriately.
The interconnection scheme for this architecture is shown in Fig. 2-8. Each neuron receives
inputs from nine neurons in the previous layer and sends signals to nine neurons in the
succeeding layer.
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2.3.1 Supporing Lateral Interconnects
The addition of intralayer interconnections between neurons had been considered but not
explored in the CONCOP. Although previous work on the project proposed global inter-
connections using a bus-based architecture, these interconnections were between layers of
co-planar neurons, rather than between neurons on the same layer. The primary challenge
associated with the addition of intralayer interconnects is that the system is transformed
from a static one to a dynamic one. The feedback associated with such a system must be
analyzed carefully to insure that the system is still stable and is able to converge to a known
state. In addition, more complicated training algorithms are needed to accommodate the
new topology.
The system which results from the additional connections can be viewed in two ways,
depending on the extent of the intraplane connections. If the neurons on a given layer are
fully intra-connected such that the input of each neuron is connected to the outputs of all
of the other neurons, this single layer can be considered to be a distinct Hopfield network.
Then, as additional planes are added, the system becomes a multilayer Hopfield network.
A software model of such a system has been shown to reduce the computations associated
with traditional Hopfield networks that are used for pattern recognition [34, 351
The alternative is to view the system as a modified multilayer perceptron which has been
extended to include inputs from neurons in the same layer. A software model of this type
of network was used to classify remotely sensed data on an agricultural property [36]. This
system implemented a traditional MLP with the addition of inputs from the four nearest
neighbors in the same layer.
Unlike mathematical models created in software, the CONCOP will not be able to
implement global interconnections in hardware, either in the intra-layer or inter-layer sense.
Therefore, it is more accurate to regard the addition of intra-layer interconnections as an
extension to the multilayer perceptron, rather than as a multilayer Hopfield network. Due
to the challenges of routing, weight storage, and dynamic range, the intra-plane connections
will be limited to the four nearest neighbors plus corners. Therefore, the CONCOP will be
sparsely connected both in the vertical direction (nine nearest neighbors) as well as in the
horizontal layer (eight nearest neighbors) as shown in Fig. 2-9.
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Flow
Optoelectronic Neuron (Sigmoidal)
Optical Signal
Figure 2-9: An extension of the proposed CONCOP architecture to support lateral connec-
tions. In addition to the inputs from the previous plane, each neuron receives inputs from
the eight surrounding neurons on the same plane.
2.4 Implementation of the Proposed CONCOP Architecture
Each pixel of the CONCOP is identical, such that the neural processor consists of arrays of
identical circuits. The transfer function of the neuron in each pixel is given by
k
'= f (i)wi (2.3)
i=1
where wi and xi are the weights and inputs to a given pixel, f is the sigmoidal transfer
function, and x' is the output (which becomes the input to the next layer). The sum is
taken over the k inputs to a given pixel (k = 10 without lateral connections and k = 18
with lateral connections, including the bias.) By defining the synpase output as
zi = f (Xj)w1 (2.4)
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Figure 2-10: The inputs and outputs of a single neuron represented by the central circle.
Each rectangle represents a synapse, such that a neuron and the succeeding synapses com-
prise one pixel of the CONCOP. The preceding synapses are associated with pixels in the
preceding layer.
Equation 2.3 can be rewritten as
k
X' = Zi
i=1
(2.5)
Equations 2.4 and 2.5 provide the mathematical basis for the synapse and neuron,
respectively. Although the previous chapter described the neuron as receiving inputs from
a collection of synapses as shown in Fig. 1-1, it is also valid to consider one neuron as
driving a collection of synapses as illustrated in Fig. 2-10. Functionally, the only difference
between these perspectives occurs at the input and output layers since the initial layer of
neurons only receives one input and the final layer of neurons does not drive any synapses.
The distinction, however, is significant, since it allows a photodetector to implement the
summation of Eq. 2.5. By reordering the synapse-neuron pair within each pixel, the optical
signals entering each pixel can be aggregated such that only one photodetector is necessary.
Although it is impossible to determine how much of the incident light came from each of
the nine neurons in the previous layer, this information is unnecessary because the signals
have been pre-weighted before being converted to an optical signal.
The photocurrent output of the photodetector, along with current inputs from any
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Figure 2-11: Block diagram of one pixel of the CONCOP.
laterally connected synapses, can be converted to a voltage by a transimpedance amplifier.
The voltage output of the amplifier can then be used to drive a collection of synapses.
Eq. 2.4 is a product of two signals and can be implemented with a circuit based on a
differential pair. Through careful biasing of the differential pair, the sigmoidal function can
be applied to the product of the neuron output (which must be converted to a differential
signal by a single-to-differential converter) and the weight. By subsequently converting the
differential current output of the differential pair to a single-ended signal, it can be used
to drive either a laser for interlayer optical communications or a neighboring synapse for
lateral intralayer communications. The implementation of the unit pixel for the proposed
architecture is shown in Fig. 2-11, which also includes digital storage for the locally stored
synaptic weights. The completed pixel consists of between ten and eighteen synapses,
depending on whether lateral connections are present or not, in addition to a photodetector,
transimpedance amplifier, single-to-differential converter, weight storage, and nine lasers.
The next chapter will discuss the design and implementation of the synapse and neuron at
the transistor-level.
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Chapter 3
Circuits for the CONCOP
While the past chapter discussed the architecture of the CONCOP, this chapter will present
the mixed-signal integrated circuits required to implement that architecture. Based on the
unique computation and communication requirements of the neural processor, the primary
goal of the circuit design process was functionality. Speed was much less of a concern
because neural computing achieves its performance through massive parallelism, rather
than execution time. Since one of the goals of the project is to include a massive number
of individual neurons on the actual chip, minimizing the area required to implement each
circuit block was important, as was reducing power when possible. Since our neural network
is composed of fairly simple neurons, maintaining a relatively simple circuit topology was
also desirable. Finally, given that the overall project is still early in its development stage,
increasing the degree of reconfigurability and flexibility was also beneficial, since it will
allow the system to accommodate future algorithmic enhancements.
This chapter will begin by discussing the circuits which implement each pixel of the
system. The neuron topology is presented first followed by the synapse, such that the
circuits are presented in the order that information propagates through each pixel. Since
one of the objectives of this thesis was to develop hardware that could be manufactured,
the neuron and synapse circuits were fabricated on a test chip to verify their operation.
The test chip was designed in the AMI-0.5 pm process available through MOSIS and all
simulations were run in Spectre (a SPICE-like transistor-level simulator available through
Cadence) using models representative of this process. The process development kit used to
design and simulate the circuits was obtained through North Carolina State University [37].
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Figure 3-1: Transimpedance amplifier based on an operational amplifier with a large feed-
back resistor.
For ease of comparison, the results from the test chip are included n this chapter, while a
detailed description of the test chip implementation is included in Appendex A.
3.1 Neuron Summing Circuits
The function of the neuron is to sum the inputs from the synapses. In the proposed
architecture, the photodetector located in each pixel receives the incident light from the
VCSELs in the neighboring neurons of the preceding layer. Since the transfer characteristic
of the photodetector is linear within the normal operating range, the summing operation
is easily accomplished in the optoelectronics. The output of the photodetector is a small
current however, and therefore must be converted to a voltage which can more easily be
distributed in parallel to the synapses. This is accomplished through the use of a simple
transimpedance amplifier described below. In addition, since the synapses require differ-
ential signals, a single-to-differential converter is paired with the transimpedance amplifier
such that the incoming photocurrent is transformed to a differential voltage.
3.1.1 Transimpedance Amplifier
The most common transimpedance amplifiers are those which utilize an operational ampli-
fier with a feedback resistor as shown in Fig. 3-1. Transimpedance amplifiers of this type
are highly linear but require a substantial amount of area due to the size of the feedback
resistor which is often around the 100 MQ size. In addition, care must be taken to properly
compensate the amplifier such that it is stable.
An alternative to the operational amplifier based transimpedance amplifier is to use a
pair of transistors in an inverter-like topology such as the one of Fig. 3-2 [38]. Due to the
62
Ir I-InM2 L=-5i
Y
V-X-Shift W_ L3
M 1 W M3 =5
Figure 3-2: Transimpedance amplifier based on an inverter with a biasing transistor.
nonlinearities of the transistors, the transfer curve of this amplifier is not nearly as linear
as a conventional transimpedance amplifier, but this is not a problem given the targeted
neural application. By accepting reduced linearity, a substantial amount of area is saved
and design complexity is reduced.
Operation of the amplifier begins when photocurrent emanating from the photodetector
passes into the device at the low impedance node Iin. Since both M2 and M3 are connected
to supply rails, they always operate in the triode, or linear, region. As a result, M2 and M3
essentially form parallel resistors, but with much less area than traditional poly resistors.
The effective resistance of the triode transistors can be approximated by beginning with
the standard equation for the drain current of PMOS and NMOS transistors in the triode
region (where Id, refers to the drain current of transistor x and VTx refers to the threshold
voltage of a PMOS or NMOS tranistor)
Id2 = -kp(VSG VTp - )VSD (3.1)2
and
VDD - Vy
Id2 = -kp(VDD +VTp )(VDD - VY) (3.2)
where k, is a combination of the process dependent hole mobility and oxide capacitance
as well as the gate width and length. Likewise, VTp is the threshold voltage of the PMOS
transistor and is also process dependent. Although the input and output have different port
names in Fig. 3-2, they are actually the same node. Calling this node Y (as labeled in Fig.
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3-2) such that the voltage at that node with respect to ground is Vy, and recognizing that
the gates are always connected to supply rails results in
VDS
I0 = kn(VGS - VT - S )VDS (3.3)
Id3 = kn(VDD - VTn - )Vy (3.4)
where kn is a combination of the process dependent electron mobility and oxide capacitance
as well as the gate width and length. Likewise, VTn is the threshold voltage of the NMOS
transistor and is also process dependent. (Further discussion of transistor behavior can be
found in [39]. Taking partial derivatives with respect to Vy, yields
=
91 d2 kp(VTP + Vy) (3.5)
OVy
C 'Id3
= kn(VDD - VTn - VY) (3-6)
which can be inverted to provide the effective resistance of each transistor in the triode
region.
=Vy 71d2 - kP(VTP Vy)(3.7)
OVy 1
'rn =ay-1(3.8)9 1 d3 kn(VDD - VTn - VY)
In a small-signal sense, rp and rn both go from Y to ground, and thus can be combined
in parallel to yield
1
req = rnlIr= (3.9)k(VDD - VTn - VTp)
where kP = kn = k, assuming that M2 and M3 are sized appropriately.
Since the photodetector is expected to have a dynamic range of 0-10 PA, this is also the
expected operating range of the amplifier. By properly sizing the two transistors, the mid
point of the current (5 pA) can be matched to the midpoint of the desired voltage output
(2.45 V). Since the transistor sizes are set at fabrication time, an additional transistor, M1,
was added to adjust the biasing during operation. By adjusting the gate voltage of this
transistor, the midpoint of the amplifier output can be matched to the midpoint of the
incoming photocurrent.
The transfer curve for the amplifier is shown in Fig 3-3. The output voltage was plotted
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Figure 3-3: Transimpedance amplifier output for the expected operating range of 0-10 pA
with Vx-shift = 1.5 V and for an extended range of 0-20 pA with Vx-shift = 1.8 V.
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Figure 3-4: Test chip results confirming the operation of the transimpedance amplifier. The
voltage output of the amplifier is plotted vs. the current input.
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Figure 3-5: Single-ended to differential converter circuit.
against the input current which was swept from 0-10 pA. For this nominal case, the bias
voltage of Ml was set at 1.5 V. To demonstrate the adaptability of the circuit, a similar
plot was made where the input current was swept from 0-20 pA. This scenario could occur
if the efficiency of the photodetector or holographic elements was better than expected. In
this case, the bias voltage of MI would be increased such that the midpoint of the amplifier
output voltage still corresponds to the input photocurrent midpoint. The operation of the
transimpedance amplifier was confirmed with test chip results. Fig. 3-4 shows the linear
characteristic of the amplifier.
3.1.2 Single-to-Differential Converter
Since the CONCOP uses single-ended signaling for both interlayer and intralayer commu-
nications, a single-to-differential converter is needed to translate the single-ended output of
the transimpedance amplifier into the differential inputs to the synapse. A simple circuit
which accomplishes this is shown in Fig. 3-5. This circuit uses a cascade of three common
source amplifiers with diode-connected loads. Since each stage has unity gain, the output
is an inverted replica of the input plus an offset.
Single-Stage Analyis of Single-to-Differential Converter
Analysis of the single-to-differential converter begins by considering the large-signal transfer
characteristic of a single stage. Since transistor Ml is diode-connected, it always operates
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Figure 3-6: Results from the test chip illustrating the linearity of the differential outputs
for the single-to-differential converter.
in the saturation region. Beginning with Kirchhoff's current law at node x,
Idl = Id2 (3.10)
and therefore
kp(VDD - VTp - x)2 kn(Vin -V Tn) 2  (3.11)
Assuming kP = kn and simplifying,
Yx= VDD -in (3-12)
As Eq. 3.12 shows, each stage of the single-to-differential converter is a common source
amplifier with unity gain and an inverting characteristic. Therefore, when three of these
stages are cascaded together, the outputs from the second and third stages, YB and YA
respectively, are complementary differential signals. Fig. 3-6 is a simulation of the single-
to-differential converter over the operating range of interest.
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Figure 3-7: A differential pair is at the core of the synapse and it is surrounded by four key
blocks.
3.2 Synapse Multiplier Circuits
The function of the synapse is to implement the inner product and sigmoidal transform of
Eq. 2.4, specifically
z = f (WiXi) (3.13)
where z is the output of the synapse and W and Xi are the weight and input to that
synapse. The result of this operation is that the synapses are used to modulate the signal
being transmitted from one neuron to another. By multiplying by a weight in the range
of -1 to 1, they either enhance or inhibit the output of the transmitting neuron before
it reaches the destination neuron. In addition, the synapse applies the sigmoidal transfer
characteristic. This type of operation is well suited to current-mode computation in VLSI
and a topology based on this has been published [40, 41, 42, 43, 44]. The synapse topology
presented herein is based on this design, with a variety of modifications and enhancements
to reflect the innovations of the CONCOP.
A simplified representation of a synapse is shown in Fig. 3-7. At the input, the Level
Shift circuit is used to adjust the incoming signal level so as to innovatively modulate
the high-gain region of the differential pair transfer characteristic. The Digital-to-Analog
Current Source creates a binary-weighted tail current source and is used to modulate the
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Figure 3-8: The binary-weighted DAC current source with the transistor-level representation
on the left and switch-level depiction on the right. Signals bO - b4 are the individual bits of
the locally-stored weight, and VrO - Vr4 are reference voltages distributed globally.
current of the differential pair. It is field programmable through the use of a digital weight
stored locally in the pixel. In order to support both positive and negative weights, a Pos/Neg
switch is used to steer the current from the differential pair into either the right or left side
of the Differential-to-Single Ended Converter. In addition to creating a single-ended signal,
the Differential-to-Single Ended Converter also provides translational control of the output.
Each of these blocks will be further explained in the following sections.
3.2.1 Binary-Weighted Current Source
Since the weights are stored digitally in each pixel, the synapse circuit must incorporate
a digital-to-analog converter (DAC). In order to minimize area and power, a distributed
DAC is used. Fig. 3-8 shows the schematic of the DAC current source on the left and the
equivalent circuit on the right. The lower row of transistors receive globally distributed
reference voltages which set up binary-weighted currents. The upper row of equally sized
transistors are connected to the five least significant bits of the locally stored digital weight
and therefore act as digital switches. The output, b, is then a linear combination of the five
current sources and is proportional to the absolute value of the weight. The most significant
bit of the digital weight is used as a sign bit, and is connected to the switching transistors
in the Positive-Negative Switch.
The lowest transistor in the stack is similar to one of switches in the upper row, except
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that it receives an analog input. This allows it to scale the overall current through the
DAC current source. Whereas Iref scales the current through every synapse on the plane
by generating the five reference voltages VrO to Vr4, Scale could be configured to control
certain clusters of synapses, and thereby add configurability to the system. Of course, by
setting Scale to VDD, its effect can be removed entirely.
The output current of the DAC current source is therefore equivalent to
Ib = Scale{b4 (16Iref) + b3 (8Iref) + b2 (4lref) + bl(2Iref) + bo(Iref)} (3.14)
where bO - b4 are the five least significant bits of the digital weight, Iref is the reference
current source from off-chip, and Scale is the analog scaling factor in the continuous range
of 0 to 1 associated with the lower resistor. In future discussions, this will be abbreviated
as
Ib = ScaleWIref (3.15)
Although the synapse weight consists of six bits, the DAC current source only uses five
bits. The most significant bit is used as a sign bit such that the weight is either positive or
negative. This is implemented in the synapse by reversing the branches of the differential
pair through the use of four switching transistors in the block Pos/Neg Switch of Fig. 3-7.
If the weight is positive, the differential pair is connected such that the output is
Al = Id+ - Id- (3.16)
whereas if the weight is negative, the outputs are configured such that
AI = Id- - Id+ = -(Id+ - Id-) (3.17)
where Id+ and Id_ are defined as shown in Fig. 3-9.
Since the four switching transistors are small compared to the resources needed to gen-
erate and distribute an extra reference voltage, the synapse is able to utilize 6-bit resolution
for the effort of 5-bit.
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3.2.2 Operation of the Differential Pair
The core of the synapse is composed of a differential pair as shown in Fig. 3-9. Within
certain operating regions, differential pairs can be used as multipliers since they output a
differential current that is proportional to the differential input voltage multiplied by the
bias current.
Al = f (IVd) (3.18)
where
Vid = Vin+ - Vin- (3.19)
and Ib is the output of the DAC current source previously described. The transform function
f applied to the product can vary depending on the region of operation. Due to the wide
dynamic range of bias current required to implement 6-bit weights, the operating region
of the differential pair actually changes depending on the weight. For small weights, and
therefore a small bias current, the differential pair operates in the subthreshold region, while
for large weights, the saturation region prevails. Since the circuit has different characteristics
depending on the region, the differential pair will be analyzed in each region separately.
Subthreshold Region Analysis of the Differential Pair
The differential pair is said to operate in the subthreshold region because the VGS of tran-
sistors MI and M2 is slightly negative, even though both have positive applied inputs. This
I-d+ Id-
V M1 M2
x
I B
Figure 3-9: Basic differential pair which comprises the core of the synapse.
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region of operation is also known as the weakly inverted region. The transistor drain current
in this region is exponential with the applied voltage, a characteristic that is very useful for
implementing a sigmoidal transform as will be seen in the following analysis.
As Eq. 3.18 indicates, we are most interested in the difference between the drain currents
Id+ and Id-.
AId = Id+ - Id- (3.20)
From Kirchhoff's current law, the sum of the current at node x
Id+ + Id- = Ib (3.21)
For low digital weights, the NMOS transistor operates in subthreshold and has drain current
given by
W vG -VTn
Id = -1 0 e -VT (3.22)L
where VT is the thermal voltage given by kT and I is process-dependent reference current.
This results in drain currents
W Vm n- VX -v Va
Id+ = -oe nVT (3.23)L
W v n -vX -vTn
Id- = -Ioe nVT (3.24)L
Substituting 3.23 and 3.24 into 3.21 gives
W Vin+VXV -VTn V n_- -VX VT.
Ib = -VTe nVT + e nVT ) (3.25)L
-VX
and after factoring out the e vT term
W -VX vm+-Vn V n- -VTn
Ib = -Ioe nvT (e flVT + e nVT ) (3.26)L
Solving for e nV
-vx ~ Ib
e V'T - VTn V -VTn (3.27)
+Io e n VT + C nVT )
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Meanwhile, substituting 3.23 and 3.24 into 3.20 yields
W Vi.+-vx -KVTn
A = -1(e vIT
L
v n - -vX -VV
- e VT ) (3.28)
- VX
and again factoring out the e nVT term
W rX Vin+-VT, Vn_-Vy
Al = VIe T (e VT - e VT
L
Substituting 3.27 into 3.29 and simplifying results in
Vi+-vTn in-- T
e V - e VT
AIlb V=
e VT
(3.29)
(3.30)
Vin - VT
+ e VT
Given that the tanh(x) function is defined as
tanh(x) = e e-x
ex + e-x
Eq. 3.30 can be rewritten as
AI = I tanh(Vin+ - VTn _ Vin- - VTn)
VT VT
(3.31)
(3.32)
and then simplified to
(3.33)Al = Ib tanh( in+ in-)
VT
But Ib is set by the binary-weighted tail current source of 3.15 such that
AI = ScaleWIrf tanh( Vn+ in-)
VT
(3.34)
where Iref is the reference current from off-chip, W is the weight associated with the
synapse, and Vin+ and Vin_ are the inputs to the differential pair. From 3.33 we see that the
synapse applies a sigmoidal (tanh) transform to the differential inputs and then multiplies
that result by the digital weight vector.
Outside of the linear region of the subthreshold regime, either MI or M2 carries all of
tail current Ib and the other transistor is effectively off. Within this region,
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Al = ScaleWIref
such that the differential current is simply equal to the tail current source.
The preceding analysis applies when the differential pair operates in the subthreshold
region. The boundary of this region can be found by examining Eq. 3.22. For the differential
pair to operate in the subthreshold region,
VGS - VT < 0 (3.36)
must be true. Applying the boundary condition, VGS - VT = 0, to 3.22
W VGs - Vn W
Id = I e VTn IVT(3.37)L L
But since Id = 11b when considering half of the differential pair
2w
Ib= 2 WIo (3.38)L
Therefore, for I0 of 100 nA and W ~ 4,
I= 800 nA (3.39)
From Eq. 3.15 we can conclude that the differential pair will operate in the subthreshold
region when
ScaleWIref < 800 nA (3.40)
For Iref = 50 nA, and a unity scale factor, the subthreshold regime will prevail for weights
in the range of about -16 to 16. Outside of this range, operation of the differential pair will
be governed by the saturation regime which will be analyzed in the next.
Saturation Region Analysis of the Differential Pair
For large digital weights, the differential pair operates in the saturation region. The fol-
lowing analysis derives the differential current of the pair and is based on that found in
standard circuit analysis textbooks [39].
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(3.35)
The analysis begins by considering the voltage loop around the input transistors and
node X
Vin+ - VGSI + VGS2 - Vin- 0 (3.41)
For large digital weights, the NMOS transistor operates in the saturation region and has
drain current
W
Id = (Vs - Vt 2 (3.42)
Solving 3.42 for VGS yields
VGS = VTn +
This results in
VGS1 = VTn +
k2jdkw
L
(3.43)
(3.44)
and
(3.45)VGS 2 = VTn +
By substituting 3.44 and 3.45 into 3.41
Vid = Vn+ -Vin
Using KCL at node x
Id+ + Id- = Ib
Solving 3.47 for Id and inserting this into 3.46 results in
IVid -d2L
And after much algebraic manipulation
Ib k W 41b
Id+ -+ d -W2 4L >kw
Since Id± > Ib for 172 > 0, 3.49 can be rewritten as
Vi2
I b k W A b
Id+ L1 k W Vi2d
iT
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(3.46)
(3.47)
(3.48)
(3.49)
(3.50)
=kw L
Id+
And from symmetry,
b= b kW k1 V (3.51)Id- 
- Vd W i2 4 L kL
As before, we are most interested in the differential current
k kW A bAIL = Id+ - Id- = -L k w- id (3.52)
L
For small Vid (linear region), 3.52 simplifies to
A Id = kIb-Vid (3.53)L
Unlike in the subthreshold region, the synapse does not perform a true linear weighting
in the saturation region. However, due to the neural chip-in-loop training algorithms used
in the CONCOP processor, this will not cause a problem.
Just as within the subthreshold regime, outside of the linear region the differential pair
saturates such that
AI = Scale WIref (3.54)
Simulation of the Differential Pair
Simulated results from the differential pair are shown in 3-10. Each of the five fundamental
binary weights is simulated individually by turning on the associated transistor in the
binary-weighted current source. The sign bit is then inverted to create the negative weights,
each of which is simply a copy of its positive counterpart mirrored about the x-axis. All
other weights can be created from the five fundamental weights, up to the maximum ±31
which is a superposition of all of the others. Therefore the dynamic range of the synapse
for Iref = 50 nA and Scale = 1 V is about -0.5 to 0.5 [pA as shown in Table 3.1.
Further analysis of both Fig. 3-10 and Table 3.1 approximately confirm the theoretical
results. In particular, we see that the AI is approximately linear with weight for weights
-16 to 16. Above W 16 , we expect Al to follow a square root function
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Figure 3-10: Synapse differential output current vs. differential input
±1, ±2, ±4, +8, ±16, and +31.
voltage for weights
3.2.3 Variable Gain Control
The above derivation for the differential synapse current is valid when both input transistors
of the differential pair operate in the saturation region. The width of this region can be
determined by considering the boundary case [39]. Consider the case where M1 turns off.
We have Id, = 0 and Id2 = Ib. The opposite is true when M2 turns off. By applying these
observations to 3.46, we find
Weight Saturation Current (pA)
1 22
2 55
4 119
8 235
16 444
31 494
Table 3.1: Saturation current for various weights. W 31 is a linear combination of the
other five weights, but is included to illustrate the full dynamic range of the synapse. The
saturation current is approximately linear for small weights and follows more of a square
root function for larger weights.
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Figure 3-11: Level-shifting variable gain control circuit.
bViui kd dW (3.55)
L
but since Id I2 = for Vid 0, Eq. 3.55 can be expressed as
Vi d V / (3.56)
L
and since
jd = VGS - VTn =Vov (.7V2_ 1(3.57)
L
where V is the overdrive voltage. Therefore, 3.56 can be rewritten as
IVidl VF2(Vo) (3.58)
which shows that the width of the linear region is
< V2(Vov) (3.59)
As Eq. 3.59 shows, the overdrive voltage determines the range over which the differential
pair operates in the active region. Furthermore, since the differential output current AId
saturates at the same level for a given input and weight, and since the overdrive voltage
determines the width of the active region, the overdrive voltage can therefore be used to
modulate the gain, or slope, of the curve.
In most differential pair circuits, the overdrive voltage is set at design time and is a
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Figure 3-12: Test chip results demonstrating the variable gain control for a weight of +31.
The inputs to the synapse were swept across the operating range for various VGain settings.
function of the 1 ratio of the transistors and the biasing. During neural network training,
however, it is useful to be able to dynamically adjust the gain of the circuit. This is
accomplished by the simple level-shifter in Fig 3-11.
Assuming that both transistors operate in the saturation region
1
Id1 = -kn(VGS - (3.60)2
Applying KCL at the output node,
Idi = Id2 (3.61)
Therefore,
11
-kn(Vin - Vout - VTn )2  _kn(VGain - VT) 2  (3.62)
2 2
Simplifying this expression, we see that
Vin - VGain = VOut (3.63)
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Figure 3-13: The difference circuit for the synapse. The output is the difference of Ii"+ and
lin-. Vshift-UP and VShift-DN provide translational adjustment in the y-direction.
Therefore, VGain can be used to modulate the input voltage and by extension the over-
drive voltage of the differential pair. Fig. 3-12 shows how the slope of the differential
current changes with varying gain control settings for weight = 31.
3.2.4 Differential-to-Single-Ended Conversion with Translational Adjust-
ment
The preceding sections have derived the differential current output for the differential pair.
Since the CONCOP uses single-ended communication for both inter-layer and intra-layer
communication, this differential current must be converted to a single-ended signal. This is
accomplished by mirroring the current from the differential pair stage such that by applying
KCL at the output node
IOut = Id+ - Id- (3.64)
In order to bias the synapse transfer curve in the center of the operating region, transla-
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Figure 3-14: Full schematic of the synapse.
tional biasing circuits were also included in the design. Two signals, Vshift-U and VShift-D,
add or subtract current from the output node such that translation along the y-axis is
achieved. Fig. 3-13 shows the conversion circuit.
The combination of the binary-weighted current source, differential pair, variable gain
control, and differential-to-single ended converter form the complete synapse. A complete
circuit diagram is shown in Fig. 3-14. Simulation of the full synapse is shown in Fig. 3-15
where the single-ended synapse output current is plotted for a sweep of the input differential
voltage for various weights.
The test chip results were used to confirm operation of the synapse. Since the synapse
requires differential voltage inputs and outputs a current, the test configuration consisted of
transimpedance amplifier with single-to-differential converter driving the synapse which in
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Figure 3-15: Synapse output current vs. differential input voltage for various weights +1,
±2, ±4, ±8, ±16, and ±31.
turn was connected to another transimpedance amplifier. The entire block was then tested
by sweeping the input to the first amplifier and recording the output of the second. The
results are shown in Fig. 3-16. The differential voltage input of Fig. 3-15 can easily be
aligned with the TIA input voltage by considering the midpoint to be 2.5 V and the range
1 V. Since the simulated results measure current from the synapse and the test chip results
voltage from the transimpedance amplifier, the y-axis values cannot be directly compared
in an absolute sense. The shape, however, and relative magnitudes confirm the operation.
3.3 Auxiliary Circuits
While the synapse and neuron circuits perform the arithmetic operations associated with the
neural computations, several other circuits are needed and will be described here. These
include the reference voltage generator which creates the reference voltages used by the
synapse, the circuits which interface the synapse to the VCSEL, and the digital weight
storage.
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Figure 3-16: Test chip results showing the characteristic sigmoidal transfer function of the
synapse for weights ±1, t2,i4, ±8, ±16, and ±31.
3.3.1 Reference Voltage Generator
As previously explained, the synapse circuit requires five reference voltages in order to
create the binary-weighted current sources. These voltage references are created globally
in the reference voltage generator circuit block shown in Fig. 3-17. This circuit receives
a reference current from off chip in the range of 10 to 50 nA depending on the scaling
constraints. Through the use of a current mirror, it creates five binary-scaled currents,
each of which is twice as large as the previous one. The scaling of the current sources is
accomplished by continually doubling the transistor width from one source to the next.
3.3.2 VCSEL Drivers
A simple driver was designed to interface the synapse to the VCSEL. Although the output
of the synapse is a current and the VCSEL requires a current to operate, the magnitude of
these currents is very different. Therefore, the driver contains a current-to-voltage converter
which receives the current from the synapse and converts it to a voltage. This voltage then
drives the gate of the VCSEL modulator. A schematic of the VCSEL driver is shown in
Fig. 3-18.
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Figure 3-17: Reference voltage generator circuit for binary weighted synapses.
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Figure 3-18: VCSEL driver with integrated transimpedance amplifier and current sink
modulator.
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Figure 3-19: VCSEL driver circuit transfer characteristic. The modulator transistor VDS
2 V to simulate the operating characteristic of the VCSEL.
In order to leverage previously designed components, the driver follows the same topol-
ogy as the transimpedance amplifier previously discussed. The amplifier was modified in
two ways. Firstly, the biasing transistor was removed since the output of the synapse will
always operate in a known range. And secondly, the sizing of the stacked transistors was
modified to account for the smaller input current. The operation of the circuit can be
described by Eq. 3.9 which is repeated here for convenience.
1
req = rn|rp = (3.65)k(VDD - VTn - VTp)
where kp = kn = k, assuming that M2 and M3 are sized appropriately.
The output of the transimpedance block is connected to the gate of the VCSEL mod-
ulator. The modulator is a very large NMOS transistor designed to sink up to 30 mA of
current, thus inducing lasing in the VCSEL. Since the VCSEL is expected to operate with
a 3 V drop between its contacts, the modulator transistor must sink the 30 mA with only 2
V between its source and drain regions. Since the VCSEL does not start lazing until about
10 mA, any input below that is basically in the off state. The transfer characteristic of the
VCSEL driver is shown in Fig. 3-19.
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Figure 3-20: D-Flip-Flop chain for storing a 6-bit weight.
3.3.3 Weight Storage
The 6-bit weights associated with each synapse are stored in serially-connected D-type Flip-
Flops (DFFs). The advantage of using DFFs for the weight storage circuits is that they are
fully digital and therefore easy to implement using standard logic cells. They also have the
benefit of retaining their state indefinitely, as long as they recieve power. The DFF cells
used on the CONCOP are used with permission from the Illinois Institute of Technology,
and are included here for completeness [45].
The operation of the DFF begins by applying a digital bit to the D input. On the
positive transition of a clock edge (from 0 to 5 V), the data is captured, and subsequently
appears at the Q output. The Flip-Flop then holds this output regardless of the changes
at the input until the next positive transition of the clock.
Of course, the CONCOP needs to store multiple bits, such that many DFFs need to be
connected together in order to be useful. This is accomplished by assembling a chain as
shown in Fig. 3-20. The output of a given DFF is connected to the input of the succeeding
DFF such that each rising edge of the clock has the effect of shifting each bit one unit to
the right in the register. The chain shown consists of six DFFs and is therefore capable of
storing a 6-bit weight as would be needed by one neuron. Since each plane may have 144
or more neurons, multiple 6-bit DFF chains can be combined in the same serial manner to
achieve as much weight storage as necessary.
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Chapter 4
Modeling and Training the
CONCOP
While the architecture and circuits of the CONCOP described in the preceding chapters
implement basic neural functionality, they do not provide insights into the performance
that can be expected from a system assembled from such components. In order to evaluate
the system, it must first be trained to perform some task, and hence, a training algorithm
must be implemented. But even with a training algorithm, it is difficult to gauge the
performance of a system when fully-functional hardware is not yet available. It is therefore
useful to develop models that can be used to simulate the proposed hardware, preferably
ones that can provide accurate results in a timely fashion.
This chapter will consider these issues, beginning with an evaluation of training algo-
rithms. Hierarchal system models will then be developed which are designed to provide
fast results with reasonable accuracy. Finally, a progressive training methodology will be
developed which incorporates the benefits of the hierarchial models.
4.1 Training
Just like the human brain, neural networks begin as a collection of synapses and neurons
incapable of performing even the most trivial tasks. Before they are able to perform useful
functions, they must be trained. This section will look at two training methods for neural
networks, backpropagation and weight perturbation, as well as a novel performance metric
for evaluating how well a network is trained.
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4.1.1 Backpropagation
Traditionally, the most common algorithm for training neural networks has been backprop-
agation. The backpropagation algorithm (BP) iteratively compares the actual outputs of
the network to the target outputs and then makes calculated adjustments to the weights
to try to reduce that error. Although the BP algorithm is useful for many software neural
networks (such as those implemented in the Matlab Neural Network Toolbox), it is not
suitable for most hardware neural networks such as the CONCOP.
The BP algorithm consists of a series of steps which are repeated until the network is
trained (or until it become apparent that the network cannot be trained). A flowchart of
the backpropagation algorithm is shown in Fig. 4-1. Tveter [46] describes these steps as
follows:
Foreach training iteration until training is complete
Foreach input pattern in the training set
Apply the pattern to the inputs.
Measure the outputs of the hidden layer and output layers.
Calculate the error at the output.
Adjust the weights entering the output units to reduce the error.
Foreach hidden layer, starting with the layer nearest the output
Calculate the error for the hidden layer units.
Adjust the weights entering the hidden layer units.
The equation for calculating the error signal of the output neuron k is
Jk (t - ok)f'(netk) (4.1)
where tk and Ok are the target and actual outputs of neuron k, respectively, netk is the
net input to neuron k, and f'(netk) is the derivative of the network activation function
evaluated at that point. Once the error is calculated, the weights entering neuron k are
adjusted according to
Wjk - - Wjk + 7740 kj (4.2)
where Wjk is the weight between neuron j in the preceding layer and neuron k in the output
layer, q is the learning rate parameter, and oj is the output of neuron j.
After the weights leading into the output neurons have been updated, the neurons in
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Figure 4-1: Backpropagation flow chart. Training proceeds until error E is reduced below
some arbitrary level Emax.
the penultimate layer are examined. The error for a neuron in the hidden layer is
6i = f'(netj) I: 6kWkj (4.3)
k
The sum is taken over all the neurons in the output layer. Likewise, the weight update
equation is given by
Wij Wij + 776i2 (4.4)
These equations can then be extended to calculate the errors and update the weights in all
of the layers until the input layer is reached. In this manner, the error from the outputs is
propagated backwards through the network until all of the weights have been updated.
Even from this rather basic description of the backpropagation algorithm, it is apparent
that it will not work for the CONCOP for several reasons. Firstly, Eq. 4.1 requires the
derivative of the activation function as part of the calculation. Although the circuits were
designed to emulate the sigmoidal function, they are only a rough approximation. Therefore,
we do not have a closed-form equation for the true activation function and therefore cannot
find its derivative.
Secondly, and even more problematic, Eq. 4.2 requires knowledge of the output of the
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hidden layer neurons, such as oj, in order to calculate the error. Since the CONCOP uses
analog signaling between layers of neurons, this would require that an analog-to-digital
conversion take place for each hidden layer output. This would add substantial area to
the design, as well as complexity to the system. In contrast, when Matlab uses the BP
algorithm to train a network, it has full access to every node since it is just a large data
structure in memory.
Although not obvious from the mathematical derivations, the final reason that the BP
algorithm is not feasible is the precision required by each weight. Neural network theoreti-
cians have concluded that the minimum resolution on the weights to implement backprop-
agation is at least 13 bits, which is substantially more than the 6-bit CONCOP provides,
and even more than the best analog circuits can maintain [47]. Internally, Matlab uses the
IEEE double-precision floating-point standard for internal representation of numbers. This
provides for 53 bits of precision.
4.1.2 Parallel Weight Perturbation
An alternative to the backpropagation algorithm for training neural networks is the weight
perturbation (WP) algorithm. Whereas BP calculates the derivative of the activation func-
tion in order to update the weights, WP simply measures it by randomly perturbing the
weights and comparing the outcomes. In addition, since only the system outputs are com-
pared, hidden layer outputs are truly hidden. Therefore, WP experiences none of the major
drawbacks associated with BP, and is therefore ideally suited for training hardware neural
networks.
Like BP, WP consists of a series of steps which are iterated until the network achieves
the desired outcome, as shown in Fig. 4-2. The steps can be summarized as follows:
Initialize the weights to random values
Foreach training iteration until training is complete
Foreach pattern in the training set
Apply one of the input patterns
Calculate the error el of the outputs
Perturb each weight either up or down one unit at random
Reapply the input pattern
Calculate the new error e2 of the outputs
Calculate a composite error across all input patterns
Update the weights
90
yes yes
Initialize Apply Compute error More Ae
weights for pattern of outputs: el patterns? no rror e achieved?
Perturb all Apply Compute error More Aggregate Update weights
weights pattern of output: e2 patterns? no errors: eT2
A 
-<$ yes
Figure 4-2: Weight perturbation algorithm flow chart. The weights are updated based on
the error difference between the upper and lower loops. Training proceeds until MMSE
performance metric is met.
The equations describing the weight update rules for the WP algorithm are found in
the literature in different forms [48, 49, 50, 51, 52, 53]. The following are based on those
presented by Diotalevi and Valle with the modification of rewriting them into vector form
[48].
The equation for calculating the error at the outputs is generally the mean squared error
(MSE) function (although this will later be modified.) The MSE of the outputs is given by:
MSE = (O(j) - T(j))2  (4.5)
n.j=1
where O(j) is the output of neuron j, T(j) is the target output of neuron j and n is the
number of outputs being examined. The weight update equation is based on the derivative
of the error with respect to the change in weight.
AMw = -r7 (4.6)
aw
where q is the learning rate parameter and w represents the vector composed of all weights
in the system. We can rewrite 4.6 as
MSE 2 - MSE (47)
aw
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But since MSE 2 is just a perturbed version of MSE 1 ,
Aw MSEI(w + p) - MSE 1  (4.8)
p
where p is the perturbation of w. Since the CONCOP uses digital weights, the perturbation
of each weight is discretized such that the perturbation can be written as
p = pertstep (4.9)
where pert is a vector comprised of the sign of each perturbation. Therefore, each element
of pert is either -1 or 1 with equal probability. The scalar step parameter is the magnitude
of each perturbation. Eq. 4.8 can then be rewritten as
MSE(w +p) -MSEi -77
Aw =p - AMSEpert (4.10)
p step
Since step and 77 are both learning rate parameters, they can be combined into a single
coefficient
Aw = - 77'AMSEpert (4.11)
Finally, the new weights are given by
w' = w + Aw (4.12)
The process is then repeated until the error at the outputs is made arbitrarily small, at
which point the system is considered to be trained.
Modified Parallel Weight Perturbation
The parallel weight perturbation algorithm was modified for use in training the CONCOP.
Whereas the standard algorithm adjusts the weights based on the effect of the perturbation,
the modified version simply perturbs the weights and compares the output of the perturbed
state to the original state. If the perturbed state is an improvement (in terms of error),
it keeps that state, if not, it re-perturbs the weights until it finds one that lowers the
error. This modified algorithm does not require adjustments depending on the size of the
CONCOP, and is therefore easily adaptable to CONCOP's of varying sizes. A flowchart
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Figure 4-3: Modified weight perturbation algorithm flow chart. The lower loop repeats
until a better set of weights are found. Whereas the standard WP algorithm adjusts the
weights based on the error difference between the upper and lower loops, the modified WP
algorithm simply keeps the weights which improve the overall error.
illustrating the modified parallel weight perturbation algorithm is shown in Fig. 4-3.
The Modified Mean Squared Error (MMSE) Performance Metric
Traditionally, the mean squared error (MSE) given by Eq. 4.5 has been used as the training
metric for neural networks. The goal of training a neural network is then to reduce the
MSE to an arbitrarily small number such that the output vector approximates the target
vector to an acceptable degree of accuracy.
The problem with using the traditional MSE calculation as a training metric for neural
networks with digital outputs such as the CONCOP is that it unfairly penalizes outputs
whose absolute value exceeds the target's absolute value. Consider a case where outputs
can range from -1 to 1, and a buffer is biased such that its midpoint is at 0 relative to
the CONCOP output. In theory, the buffer will convert any positive output to 1 and any
negative output to -1, thus creating full-swing outputs. To provide some margin for noise,
however, the target output might be set at 0.2 to insure correct operation of the buffer. If
the target output is 0.2, and the actual output is 0.3, then it has more than satisfied the
original requirement for that output and will easily be converted to a +1 by the buffer. Yet
the MSE metric will penalize this condition just as though the output were 0.1, since both
0.1 and 0.3 are the same absolute distance from 0.2.
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Figure 4-4: Graphical representation of the Modified Mean Squared Error (MMSE) perfor-
mance metric. Outputs in the central (red) bands are not acceptable, outputs in the middle
(yellow) bands are acceptable but will continue to be penalized in the hopes of reaching the
target, while outputs in the outer (green) bands have exceeded the target and are considered
to have zero error.
A second problem occurs with using the standard MSE as a training metric. Since the
MSE aggregates the performance of all outputs, it is possible for most of the outputs to
exactly match the target, while a few are exceedingly far away from their correct outputs.
In such a situation, the overall MSE might seem acceptable, yet one or more of the outputs
might be significantly below the target, possibly even so far away that it falls below the
noise floor the system.
To aleviate these problems, a modified MSE (MMSE) metric was developed. Rather
than attempting to drive each of the outputs to the exact target, the MMSE sets a minimum
acceptable level that all outputs must meet but does not penalize outputs that exceed the
target. The MMSE is therefore a 1-sided measure of the error, in the sense that only
outputs which are below the target are included in the calculation. When all targets at
least meet the minimum, the system is considered to be trained. The MMSE metric is
shown graphically in Fig. 4-4.
4.2 System Models
Depending on the scale of the network and the characteristics of the application, the weight
perturbation algorithm can require thousands or even hundreds of thousands of iterations
to successfully learn a function. Simulating this training within a development environment
can be challenging. At one extreme, a full transistor-level model of the circuits can be
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simulated for each training iteration. This yields results that are extremely close to what
could be expected from real hardware but requires a lot of time. At the other end of the
spectrum, idealized mathematical models can be simulated very quickly but with very low
correlation to what could be expected from real circuits. Between these extremes, it is
possible to develop models which reflect the characteristics of real hardware, but which
are still simple enough to be simulated quickly. This section discuss the various models
developed to simulate the CONCOP.
4.2.1 Ideal Mathematical Model as Implemented by Matlab
The Matlab Neural Network Toolbox is capable of modeling, simulating and training a
multilayer perceptron very quickly with a minimum amount of user-generated code. This
framework can be used to get early performance estimates about potential neural network
topologies. It is particularly helpful during the early stages of development when a detailed
hardware-based model is not required. In particular, the toolbox model is very helpful in
understanding how various interconnection schemes impact performance. By testing various
topologies, the cost-benefit analysis of each configuration can be determined.
Although the Matlab toolbox is very useful for quick estimates, there are a few serious
limitations. The most significant shortcoming is that the toolbox uses the backpropagation
algorithm exclusively for training the network. As previously discussed, the backpropa-
gation algorithm is unsuitable for a hardware neural network. Finally, the toolbox model
offers unlimited dynamic range for the weights, meaning that there is no limit to the ratio
between any two weights. Again, this is not possible in a hardware realization.
Despite its shortcomings, the Matlab Neural Network Toolbox was used to develop
early models of the CONCOP. This work was performed in collaboration with Dr. Ben
Ruedlinger, and has been described in Chapter 2. A discussion of the toolbox model can
be found there [32].
4.2.2 Functional Model based on Characterized Circuit Components
In order to overcome the limitations of the Matlab Neural Network Toolbox standard model,
a new Matlab simulation and training environment was developed. The objective for this
environment was to carefully model the actual CONCOP hardware that has previously been
presented, such that training and simulation can be accurately performed in a reasonable
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amount of time. Rather than rely on various Matlab toolbox components, the model was
constructed entirely anew with the goal of being able to simulate each component as ef-
ficiently and as accurately as possible, all the while emulating the behavior of the actual
hardware.
While the short-term goal of this project was to add the capability to run training
simulations on models emulating the actual hardware, the vision is to allow future research
on the CONCOP to progress at a faster pace since more accurate modeling and simulation
tools will be available. For example, while the current environment uses one version of the
parallel weight perturbation algorithm previously described, enhancements to this algorithm
are certainly possible. By using the environment described here, it is easy to make quick
modifications to the learning algorithm and then test them on models of the actual hardware
to gauge their performance. Even if the architecture of the CONCOP changes in the future,
the modeling and simulation methodologies can be adapted to reflect these modifications.
The idea underlying the functional model is to simulate the neural network based on
the functionality of individual synapses and neurons, rather than individual transistors. By
building an accurate model of the synapse and neuron, and then combining many of these
components into a neural network, computation time can be significantly reduced albeit with
the penalty of slightly lower accuracy. Whereas SPICE simulates every transistor of every
neuron and synapse during each simulation, the functional model relies on characterized
models of the synapse and neuron that are developed once. In essence, the functional
model simulates a collection of synapses and neurons while SPICE simulates a collection of
transistors.
The Functional Synapse Model
The function of the synapse is to multiply the incoming signal by the weight associated with
it and apply the appropriate transfer function to the result. The characteristic equation of
the synapse is
Io =f (W Vin) (4.13)
Due to nonlinearities in the differential pair and binary-weighted current source, however, it
is not accurate to simply multiply the stored weight W by the incoming signal Vi". Instead,
a more accurate method is to compute the current associated with each bit individually and
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bit n cr
1 5.0 x 10-8
2 12.6 x 10-8
3 3.1 x 10-7
4 8.0 x 10- 7
5 2.4 x 10-6
Table 4.1: Characterization coefficients for the synapse used to create the functional model.
sum the result.
Summing the current through each bit of the synapse involves characterizing each bit's
contribution to the overall output current. This is accomplished by stimulating the synapse
with a sweep of the input range and measuring the resulting output current for each of the
five bits (the sixth bit is a sign bit which inverts the total current). The resulting curve was
then fit to the sigmoid function
i(x) 1 (4.14)1 + -ax
where a represents the gain voltage and x the input signal. This characterization is repeated
for each of the five bits. The resulting equations are of the form
1 1
n() = c( (4.15)1+e-a(x-b) 2
where a represents the gain, b the midpoint of the curve, and cn the scaling coefficient for bit
n as listed in Table 4.1 It is important to note that since the CONCOP recognizes negative
weights and signals, but does not have the capability of transmitting negative current (since
optical signal intensity is always a positive quantity), the sigmoid is biased such that an
input of 0 (or a weight of 0) will result in the synapse transmitting a current in the middle of
the dynamic range. Eq. 4.15 reflects this since when x = b the output is half the maximum
given by the coefficient cn.
The effect of the translational and scaling controls are then added to the model. The
incremental current added per increase in control voltage (VY-Shift-up and Vy-Shift-DN)
is determined by characterizing one of these signals and fitting a polynomial to the result.
Therefore, the Vy-Shift-UP and VY-Shift-DN control voltages can be incorporated into
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the model, and the incremental current computed from the polynomial approximation. The
Scale factor has the same effect as Iref in terms of changing the scale of the synapse current.
But unlike Iref which affects all of the synapses connected to the same reference voltage
generator, the Scale control can be used for regional control of synapses. In addition, it
is useful to use the Scale control to insure that the dynamic range of the transimpedance
amplifier is not exceeded.
Since the photodetector is expected to have a dynamic range of 0-10 pA, it is important
that the sum of the synapses connected to a neuron not exceed 10 ALA. For example, if ten
synapses are connected to a neuron (as in the typical case of nine nearest neighbors plus
one bias), the Scale control is set to 0.94 V, such that each synapse outputs a maximum
of 1 pA. But if only three synapses connect to a neuron, the Scale control can be set to
5.0 V such that each synapse outputs 3.3 pA and the full dynamic range of the neuron is
still utilized. Next, the partial currents are summed and the Scale factor applied. The sign
of the current is then determined from the sign bit of the weight before the bias current
from the VShift-up and VShift-DN translational controls are added. The result of this is
the current from one synapse.
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Figure 4-5: Verification of the functional synapse model. The solid curves represent the
functional model approximation of the current generated by each bit of the synapse, while
the dashed curves represent the actual transfer characteristic as given by SPICE.
98
The functional synapse model was verified by comparing a plot of its transfer character-
istic to that of the transistor model as presented in section 3.1. This plot is shown in Fig.
4-5 which confirms that the functional model is a very good approximation to the transistor
model.
The Functional Neuron Model
The neuron consists of a transimpedance amplifier, and as such is fairly simple to model.
Although the circuit model of the neuron does have nonlinearities, they are relatively small,
and can be ignored in the functional model. The neuron is therefore modeled as a linear
equation of the form
Vo = -170, OOOI, + 3.32 (4.16)
where Iin represents the photocurrent (in pA) leaving the detector. The functional neuron
model was also verified. A plot comparing its transfer characteristic to that of the transistor
model is shown in Fig. 4-6.
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Figure 4-6: Verification of the functional neuron model. The solid curves represent the
functional model approximation of the voltage output of the transimpedance amplifier,
while the dashed curves represent the actual transfer characteristic as given by SPICE.
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Figure 4-7: Schematic of a 4x4x3 electronic CONCOP generated automatically using Ca-
dence SKIL code. The SKIL code automatically connects the neurons according to the
interconnection scheme specified.
4.2.3 SPICE Transistor-level Model
The t ransistor- level model of the CONCOP is easily generated from a schematic of the
system created in the Cadence development environment. The more difficult task is to
actually create the schematic due to the large number of neurons and synapses required to
make the system useful. To make this task more tractable, two pixel blocks were created.
The standard pixel block contains the circuits required to instantiate all input and
hidden layer pixels, namely one neuron and ten synapses (including one bias), while the
output layer pixel contains one synapse (a bias) and one neuron. Aside from the necessary
control and reference signals, the pixel is self-contained in the sense that it receives inputs,
processes the data, and generates outputs. The next task was to create large arrays of pixels
representing planes of the device. To simplify this process, a Cadence SKIL script was used
to automatically place and route the pixels according to the system dimensions provided
by the user. For example, a system with four rows, four columns, and three layers results
in the system of Fig. 4-7 which consists of 48 pixels, and 336 synapses.
After the schematic is created, the netlisting tool generates a transistor-level netlist of
the system. To reduce the number of transistors and thus decrease the simulation time, the
weight storage registers are not included in the model. Instead, the weight associated with
each synapse is entered as six discrete sources, one for each bit. Although this results in
a large number of independent voltage sources, they can be generated quickly through the
use of a script and inserted into the netlist. The transistor- level circuit simulator can then
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be controlled from within Matlab such that the same weight perturbation equations which
direct the training of the Matlab functional model can easily be used to direct the training
of the transistor-level model as well.
4.2.4 Extending the Models to Include Lateral Connections
The simulation environment described thus far assumes a multilayer perceptron architec-
ture in which all synapses connect neurons in one layer to neurons in the next. Such a
system is entirely feedforward which tends to simplify the computations. The addition of
lateral interconnections between neurons in the same layer results in feedback, since the
output of a given neuron is dependent on the outputs of neighboring neurons, which of
course are dependent on the original neuron's output. Although the circuits can easily ac-
commodate such connections, the feedback element requires modifications to the functional
model simulation techniques.
Modifications to the Matlab Functional Model
The feedback introduced by the lateral interconnections can be simulated using an algorithm
based on the relaxation-technique. This algorithm begins by assuming that no lateral
interconnections are present, such that the neuron's output is solely a function of the inputs
from the previous plane. The outputs are then recomputed with the lateral interconnections.
Of course, this changes the outputs of the entire layer. The outputs of the layer are then
recomputed using the previous outputs as a starting point. This process continues until
the MSE of the difference between two iterations is below some arbitrarily small number.
Since less than half AL of the inputs to a neuron are lateral, and thus are based on feedback,
the feedback ratio is small. As a result, the network converges fairly quickly. The basic
algorithm is shown in pseudo-code below, where C is an arbitrarily small number.
101
foreach layer starting with the first hidden layer
Calculate outputs based on longitudinal connections only
while MSE < C
Calculate outputs with lateral connections
Calculate MSE of previous two iterations
end
end
Modifications to the SPICE Transistor-level Model
The synapse and neuron circuits can easily accommodate the addition of lateral intercon-
nects. In the CONCOP, the optical signals will be summed by a photodetector which
outputs a photocurrent proportional to the sum of the incoming optical signals. This pho-
tocurrent is converted to a voltage by the transimpedance amplifier. For lateral connections,
the synapses from neighboring neurons are currents, and as such can connected to the input
node of the transimpedance amplifier along with the photocurrent from the photodetector.
The transimpedance amplifier now sums the currents at its input and outputs a voltage
proportional to the result. In order to not exceed the dynamic range of the transimpedance
amplifier, it is important to scale the magnitudes of the signals appropriately.
Generation of the netlist is performed automatically by the netlister after the schematic
has been created within Cadence. The SKIL code used to create the standard CONCOP
system was modified such that the lateral connections are created automatically.
4.3 Progressive Training Methodology
As the preceding discussions of the Matlab functional model and SPICE transistor-level
model have shown, there is a trade-off between simulation time and accuracy when training
the CONCOP in the development environment. Although very accurate results can be
obtained with SPICE, the simulations take a very long time to run. The Matlab functional
model, in contrast, reduces the simulation time by several orders of magnitude at the
expense of somewhat less accuracy. Through the use of a progressive training methodology,
the benefits of both models can be combined, such that the CONCOP becomes trained with
a high level of accuracy in minimal time.
The progressive training approach begins by setting the minimum thresholds of the
MMSE to a more stringent level than what would be acceptable in the actual system.
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This added margin forces the training to continue until the outputs are further into their
acceptable regions than is typically necessary. By requiring this additional margin, the
chances of achieving a satisfactory result in the following stages of training are increased.
After all of the outputs meet the minimum of the Matlab functional model stage, the weight
state of the system is saved.
At this point, the training passes to the transistor-level model (in Spectre), but with
Matlab still controlling the training. Essentially, the functional model description of the
system is replaced with an external system call to Spectre, the Cadence SPICE simulator.
Indeed, the system is still being trained by the original Matlab algorithm, but now the
outputs of the system are being generated by Spectre, rather than by the functional models.
The minimum acceptable thresholds might be lowered at this stage, such that the MMSE
becomes less stringent. This is because the results obtained by Spectre can be expected to
match the results from the actual hardware, such that the added error margin is unnecessary.
Furthermore, since the Matlab functional model runs much faster than the Spectre model,
it is desirable to have the additional training occur entirely within Matlab, rather than
during the external Spectre calls.
The outputs that are returned from Spectre, using the final weight state from the Matlab
functional model, may not match the results from the Matlab functional model exactly. This
is due to the approximations in the Matlab functional model. Even if the results do not
match precisely, the system can still be considered to be trained in the Spectre model if the
MMSE indicates that all of the outputs meet their minimum levels. Alternatively, if some
of the outputs are not meeting the minimum level, Matlab can continue training the system
just as it did before, albeit at a much slower pace due to the longer simulation time. But
since the final weights from the Matlab functional model were a very good approximation,
the number of iterations needed to complete the Spectre training should be small.
Once actual hardware for the CONCOP exists, the same training environment can be
used to train the actual system. In this case, the external calls to Spectre can be replaced
with external calls to the system itself, which is interfaced to the PC via a data acquisition
card. Although the computation method changes from functional model, to Spectre model,
to actual hardware, the same training algorithm and framework can be used.
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Chapter 5
Simulation and Performance
Analysis of the CONCOP
Although some of the components underlying the CONCOP are not yet ready for integra-
tion, it is useful to obtain early estimates of system performance. With the development
of the training algorithms and system models in the last chapter, it is possible to simulate
the operation of a basic CONCOP. This chapter will describe the various simulations per-
formed on the CONCOP models to demonstrate the operation of the training algorithms
and the functionality of the circuits. These simulations begin with the most basic non-trivial
problem, performing a 2-input Boolean logic function such as XOR, and progress to more
complex applications such as face recognition.
One of the objectives of developing the training and simulation environment was to en-
able rapid simulation of the CONCOP under varying conditions. This will aid future work
on the project by allowing researchers to quickly observe how the system performs under
various modifications to either the hardware, the training algorithms, or the target applica-
tion. This chapter will briefly examine a few interesting simulations which are designed to
show how the CONCOP performs in non-ideal conditions. A final series of simulations will
show how the simulation environment can be used to better understand how the training
algorithm performs when the scale of the CONCOP is increased.
All of the following training simulations use digital outputs, meaning that the exact
value of the output is much less important than the sign of the value. The outputs of the
CONCOP can range from 1.6-3.3 V continuously with a midpoint of 2.45 V. This can be
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converted to logical signal levels by mapping 1.6 V to -1 and 3.3 V to 1, with linear scaling
of intermediate values. To actually generate the digital outputs in a real system, a buffer
biased at 2.45 V could be placed at each output such that full-rail signals are created and
digital outputs are achieved, so long as adequate noise margins are met. Of course, the
larger the noise margin, the greater the probability that the buffer will generate the correct
output.
To maximize the noise margins, the CONCOP outputs should be ±1, or as close to
these values as possible. This would require that the weights of the final layers of synapses
be very large in proportion to those in other layers. Given the fixed dynamic range of the
weights in the system, however, this is not possible. Therefore, rather than aim for -1 or 1 at
the outputs, it is acceptable to set ±0.3 as the goal and simply use the buffer to restore the
full-rail output, albeit at the expense of a somewhat lower noise margin. Using the modified
mean squared error (MMSE) performance metric, a minimum acceptable level can be set
for the outputs to guarantee an acceptable noise margin. For most of these simulations,
that minimum level is ±0.2. This means that the training process will continue until all of
the outputs exceed this minimum level.
5.1 Training a 2x2x1 Network to Perform Boolean Logic
Functions
Before simulating models of the CONCOP, it is useful to test the circuits and simulation
environment with a benchmark test. Traditionally, the simplest non-trivial test application
in the field of hardware neural networks has been to implement a Boolean logic function,
particularly the non-linearly separable exclusive-OR (XOR) function. Non-linearly separa-
ble means that the outputs cannot be separated into two classes (l's and O's) with a single
line. This is shown in Fig. 5-1 where the inputs x, and X2 produce outputs X and 0. It is
impossible to draw a single line such that the X's are on one side and the O's on the other,
and thus, the problem is non-linearly separable.
Since the XOR function is not linearly separable, it requires a hidden layer in addition
to the input and output layers. The minimum network required to implement the function
is a (2,2,1) configuration as shown in Fig. 5-2. The (2,2,1) notation is common to neural
network research, and indicates that the network consists of two input neurons, two hidden
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Figure 5-1: The XOR truth table on the left with a graphical representation of the XOR
outputs (X's and O's) as a function of inputs (Xi,X 2) on the right. It is impossible to draw
one line which sorts the outputs into two categories and therefore the function is non-linearly
separable.
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Figure 5-2: Block diagram of a (2,2,1) neural network to solve 2-input Boolean logic func-
tions such as XOR.
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Figure 5-3: Physical implementation of the 2-input Boolean logic network.
layer neurons, and one output neuron. The two input layer neurons receive current-mode
inputs, i1 and 22 , respectively. The hidden layer neurons receive inputs from each of the
input layer neurons as well as a bias input, while the output neuron receives inputs from the
hidden layer neurons and its own bias. The synapses which connect the layers are denoted
with the sending neuron and receiving neuron for easy identification. The entire system
comprises 5 neurons and 9 synapses.
Although the CONCOP architecture is designed to consist of planes of neurons con-
nected by optical links between layers, the basic circuitry, namely the synapses and neurons,
can be reconfigured to implement the 2-input Boolean logic function. The actual imple-
mentation of the logic network is shown in Fig. 5-3. This network uses standard electrical
interconnections between layers of neurons, and as such could be implemented on a single
chip. Since it uses current-mode signaling between layers of neurons, the wires that con-
nect the neurons replace the electrical-optical-electrical conversion that takes place in the
VCSELs and photodetectors of the CONCOP.
The inputs to the system are current sources ranging from 0-10 pA which correspond
to logical 1 and 0, respectively. Therefore, the transimpedance amplifier receives a signal
with the same dynamic range as though it were connected to a photodetector. The bias
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Parameter Value
Learning rate (7y) 1
Step 0.1
Target 0.2
Minimum 0.15
VGain 1.5 V
Vshift-DN 0 V
VShift-UP 1.31 V
Scale 5.0 V
Table 5.1: System and training parameters for the 2-input Boolean logic network.
signal which is connected to the hidden layer and output layer neurons is generated by
connecting a synapse between the receiving neuron and a transimpedance amplifier driven
with an input of 1 (0 pA).
The two-input Boolean logic network was trained using the weight perturbation algo-
rithm. The key parameters are noted in Table 5.1. The modified mean squared error
(MMSE) metric was used such that training continued until each of the four input patterns
produced an acceptable approximation to the target output. The logical truth table as well
as the physically implemented truth table with desired outputs is shown in Table 5.2. Since
the network was trained with a threshold coefficient of 0.75, the minimum acceptable level
for a positive output was 0.15 and for a negative output was -0.15. The training continued
until all four outputs met this criteria. The weight state which produced these results is
annotated on the block diagram of Fig. 5-4.
This particular training cycle required 698 iterations. The final MMSE metric was
0.00052 which is completely attributable to the second and third outputs, since they are
the only ones which do not exceed the targets. Fig. 5-5 shows a time series plot of the nine
Logical Physical
X1 x 2 y XI X 2  Target Actual Signal [V]
0 0 0 10 pA 10 pA -0.2 -0.21 2.29
0 1 1 10 pA 0 0.2 0.19 2.63
1 0 1 0 10 pA 0.2 0.15 2.60
1 1 0 0 0 -0.2 -0.21 2.29
Table 5.2: Network training response to XOR inputs.
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Boolean logic network is trained to perform the XOR function.
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Figure 5-6: Modified mean squared error of the output as the training progresses. It is not
a monotonically decreasing function.
weights as they converged toward the final solution. Likewise, Fig. 5-6 plots the MMSE
performance metric over the course of the 698 iterations. It is interesting to note that the
MMSE does not decrease monotonically as the training progresses, but rather rises and falls
as the outputs converge to the their targeted values.
After training was complete using the functional model, the weights were passed to
Spectre for confirmation and final training as necessary. Spectre confirmed that the weights
again met the minimum threshold, and actually surpassed it by a substantial margin. There-
fore, only one iteration in Spectre was needed. A comparison of the network outputs after
training in both the functional model and the transistor model are shown in Table 5.3. Fig.
5-7 shows the results of the training graphically.
Outputs
Target -0.2 0.2 0.2 -0.2
Functional Model -0.21 0.19 0.15 -0.21
Transistor Model -0.25 0.39 0.39 -0.26
Table 5.3: Outputs of the 2-input Boolean logic network trained to perform the XOR
function using the functional model and the transistor model. The target outputs are also
shown for reference.
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Figure 5-7: Graphical representation of the outputs of the 2-input Boolean logic network
after training.
2-Input Boolean Logic Network Training Statistics
The above training simulation was repeated 100 times, each with a different random starting
point for the weight state. A histogram of the results is shown in Fig. 5-8 with median
1365 and mean 2345. It is relevant to note that all of the 100 samples eventually met the
MMSE training criteria.
1000 2000 3000 4000
Training Iterations
Figure 5-8: Histogram of 100 training iterations for the 2-input Boolean logic network
trained to perform the XOR function. Count is the number of iterations in a given bin.
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Figure 5-9: The training set consisting of three test subject images. Each image is a 12x12
8-bit grayscale array.
5.2 Training a 12x12x5 CONCOP to Perform Face Recogni-
tion
Although the ability to solve the XOR problem demonstrates the underlying components
and algorithms of the CONCOP, it does not perform a particularly useful application. One
area where neural networks are beginning to be utilized is the field of facial recognition. The
CONCOP can be used for this task as well. At this point, it is useful to define a naming
convention for the CONCOP. While standard neural networks tend to use the (a,b,c,...)
convention where the variables represent the number of neurons on a given layer, it is
easier to simply give the dimensions of the CONCOP since it has a regular cubic structure.
For example, a 12x12x5 CONCOP network would be equivalent to a (144,144,144,144,144)
network under the standard convention.
The simulated CONCOP processor consisted of a 12x12x5 network, meaning that each
of the five layers had 144 pixels. The training set for the simulation consisted of three
sample images as shown in Fig. 5-9. Each of the pictures was taken on a digital camera
and then downsampled to a 12x12 8-bit grayscale image such that they could be presented
to the input layer of the CONCOP as analog signal levels. (This would be similar to having
the inputs of the CONCOP connected directly to the outputs of a CCD imager.) A diagram
of the system is shown in Fig. 5-10.
Each of the test subjects was assigned an output pixel, such that when that subject's
image was presented the associated output would be driven to +1 and the other subjects'
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Figure 5-10: The 12x12x5 network for face recognition. Patters are applied on the left and
outputs emerge from the right. Each of the five layers contains 144 pixels.
outputs driven to -1. The three relevant output pixels were chosen such that they were
located in the center of the output plane. Subject 1 was assigned output (5,5), Subject
2 was assigned (6,6), and subject 3 was given (7,7). The outputs from the other pixels
were masked off and ignored. The training target was set such that an output of ±0.3 was
optimal and ±0.2 was the minimal acceptable.
Using the progressive training methodology, the network was first trained with the
functional model. After about 6000 iterations, all of the outputs met the minimum training
thresholds of the MMSE. The results are shown in Table 5.4 and graphically in Fig. 5-11.
Each of the patterns has a positive value in only one output, meaning that the system
positively identifies that individual.
utut u e 1C1 2 3
(5,5) 0.22 -0.28 -0.27
(6,6) -0.27 0.30 -0.31
(7,7) -0.28 -0.37 0.29
Table 5.4: The 12x12x5 CONCOP trained to distinguish between three subjects, A, B, and
C. Each subject was assigned one output such that when that subject was presented to the
system, the corresponding output would be positive and the others would be negative.
After the network was successfully trained, the three test subjects' faces were slightly
altered by asking them to don eyeglasses. These images were then presented to the system
individually to test whether they could still be identified. The resulting pictures were again
downsampled and are shown in Fig. 5-12. The results are shown in Fig. 5-13 and Table 5.5.
Although each of the outputs has the correct sign, the absolute value is smaller than the
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Figure 5-11: The 12x12x5 CONCOP was trained to recognize the three test subjects. After
training had completed, the system was verified by presenting each of the three test test
subjects and observing the output. The dashed lines indicate the minimum acceptable
output levels.
the corresponding training set, and would result in a lower margin of error, possibly leading
to a higher probability of incorrect identifications. Nonetheless, the experiment shows that
the CONCOP can perform a non-trivial real-world task.
Subject 1 Subject 2 Subject 3
Figure 5-12: The test set consisting of three test subject images where each individual has
donned a pair of glasses to slightly alter their facial characteristics.
Additional training simulations were performed by varying the number of layers in the
network from 4 to 8. The goal was to observe the influence additional layers have on the
number of iterations needed to train the system. Ten training cycles were run for each
of the networks, and the averages are shown in the Fig. 5-14. Surprisingly, the network
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Figure 5-13: Graphical results from
altered, the system still identifies the
the test set. After each subject's appearance was
individual, albeit with less noise margin.
1 2 3
(5,5) 0.17 -0.16 -0.30
(6,6) -0.34 0.15 -0.26
(7,7) -0.24 -0.39 0.29
Table 5.5: Numeric outputs corresponding to Fig. 5-13.
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Figure 5-14: Average training time for a 12xl2xN CONCOP where N varied from 4 to 8
for the original test subject image patterns. Each system was trained 10 times to obtain
the average.
seems to have a minimum at five layers, after which additional layers require more training
iterations to reach the same result.
Testing the Capacity of a 12x12x5 CONCOP
A simulation was performed to examine how the training time increases when the CONCOP
is trained to recognize additional subjects. In the previous simulations, the CONCOP
identified three test subjects. For this trial, the number of test subjects was expanded to
nine. The test subject inputs are shown in Fig. 5-15. Each test subject was assigned an
output in the central region of the output plane ranging from pixel (4,4) to (8,8) such that
no two outputs were adjacent.
The 12x12x5 CONCOP required 161,211 iterations to learn the function. Due to the
time processing time required (-30 hours), only one trial was performed. The outputs are
shown in Fig. 5-16 and Table 5.6. Since each bar exceeds the minimum acceptable level,
the system is considered to be successfully trained. Although the time required to learn
the task improved substantially, the CONCOP still demonstrated that it can be trained
successfully on larger input datasets.
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Figure 5-15: The expanded training
12x12 pixel, 8-bit grayscale image.
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Figure 5-16: Graphical representation of the results from exploring the capacity of the
12x12x5 CONCOP. Note that each of the nine outputs exceeds the minimum showing
successful learning of the training set.
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set consisting of nine test subjects. Each image is a
up
1 2 3 4 5 6 7 8 9
(4,4) 0.3151 -0.2961 -0.4697 -0.3943 -0.6224 -0.3212 -0.2657 -0.5131 -0.4504
(4,6) -0.2294 0.2384 -0.4643 -0.3202 -0.2286 -0.4990 -0.3312 -0.4042 -0.3617
(4,8) -0.3313 -0.4047 0.3073 -0.3168 -0.5261 -0.4252 -0.2708 -0.4463 -0.5925
(6,4) -0.2759 -0.3698 -0.4444 0.2990 -0.3031 -0.4458 -0.3688 -0.4759 -0.4011
(6,6) -0.4239 -0.2481 -0.4850 -0.4226 0.2531 -0.5001 -0.4966 -0.2758 -0.3794
(6,8) -0.5129 -0.4753 -0.2661 -0.3325 -0.3789 0.2338 -0.2285 -0.2589 -0.4305
(8,4) -0.2823 -0.3731 -0.2778 -0.5828 -0.3126 -0.4246 0.2543 -0.3768 -0.3033
(8,6) -0.3006 -0.2600 -0.2860 -0.3114 -0.3016 -0.3149 -0.4912 0.2620 -0.2706
(8,8) -0.3466 -0.3047 -0.6162 -0.4174 -0.3472 -0.3439 -0.3210 -0.3111 0.2443
Table 5.6: Numeric outputs corresponding to Fig. 5-15.
5.3 Training Simulations on a CONCOP with Lateral Con-
nections
A simple application was devised to test the CONCOP with lateral connections. A 5x5x3
system was created and trained to identify which of three horizontal rows were positive,
and which were negative. This three pattern training set and target outputs are shown in
Table 5.7.
Pattern Input Target
0 0 0 0 0
0 1 1 1 0 1
A 0 0 0 0 0 -1
0 0 0 0 0 -1
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 -1
B 0 1 1 1 0 1
0 0 0 0 0 -1
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 -1
C 0 0 0 0 0 -1
0 1 1 1 0 1
0 0 0 0 0
Table 5.7: Training set for the 5x5x3 System.
With lateral connections active, the network successfully learned the patterns in 4099
iterations and required 4.3 Gflops of computations. In contrast, with the lateral connections
disabled, training required only 3123 iterations and required 573 Mflops. Therefore, in this
instance, lateral connections required 33% more iterations and 1000% more compute time.
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System A System B
Longitudinal Connections Yes Yes
Lateral Connections No Yes
Size 12 x 12 9 x 9
Pixels 144 81
Connnections per Pixel 10 (1 bias + 9z) 18 (1 bias + 9 z + 8 x-y)
Total Connections 1440 1458
Area 11.6 mm 2  11.8 mm 2
Table 5.8: A comparison of two CONCOP systems of approximately equal planar area, one
with lateral connections and the other without.
Similar results were obtained when a 12x12x5 network with lateral connections was
trained for the facial recognition application. In that case, the network was never able to
train successfully. Therefore, lateral connections were not found to be of benefit in either
of the two simulations performed.
Analysis of Lateral Connections
Lateral connections require resources, and therefore the performance gains they provide,
if any, must be weighed against the resources required to implement them. Currently, the
dominant component of pixel size are the synapses and the weight storage associated with
them such that each synapse and weight requires ~~ 8100 pm 2 . Therefore, the pixel size grows
linearly with the number of interconnections. Assuming a nearest-neighbor interconnection
scheme between layers, and no lateral connections, a pixel has nine synapses connecting it
to the previous layer and one bias synapse, for a total of ten synapses. When eight lateral
connections to nearest neighbors within the layer are added, the pixel size increases by 80%.
For a given size chip, this results in fewer pixels.
A comparison of two systems of similar overall size is shown in Table 5.8. Since the pixel
size grows in proportion to the number of synapses, there is a tradeoff between fewer larger
pixels which implement lateral connections, or more smaller pixels which do not. System
A does not have lateral connections while System B does. Both systems are constrained
to a layer size of 12 mm2 or less. Although System B has fewer pixels, the number of
interconnections is approximately the same, since each pixel also has lateral connections in
addition to longitudinal ones. Synapse density for both systems is approximately the same;
the difference lies in which direction the synapses connect.
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8x8x5 12x12x5 16x16x5 20x20x5
1 4264 5586 7451 6464
2 3627 5033 6992 9220
3 5049 5331 5678 3650
4 3740 6447 5226 18794
5 4481 6930 8009 5824
6 3563 6560 7156 7496
7 5459 10588 5833 8202
8 11862 3818 19302 6876
9 4751 3843 15030 6127
10 5389 5813 9119 6234
Avg 5218 5995 8980 7889
Table 5.9: Comparison of training times for CONCP systems of varying sizes.
5.4 Additional CONCOP Simulations
One of the objectives of developing the CONCOP training and simulation environment was
to enable the system to be quickly simulated under a variety of conditions and constraints.
To demonstrate the ease of use of the environment, this section will describe several simu-
lations which were performed to further understand the characteristics of the CONCOP.
5.4.1 Simulations of Increasingly Larger CONCOP Systems
The CONCOP simulations previously discussed all utilized a 12xl2xN CONCOP network
comprised of 144 pixels on each of N planes. Since the CONCOP is designed to be highly
scalable, a series of simulations were performed to better understand how the resolution of
the system impacts its performance. To see the comparison, CONCOPs of 8x8x5, 12x12x5,
16x16x5, and 20x20x5 were compared in terms of training time. The input dataset was
composed of the images of three test subjects as previously described. The original images,
however, were resampled such that 8x8, 16x16, and 20x20 resolution images were created in
the same manner as the 12x12. Ten training runs were again performed for each CONCOP
and the results are shown in Table 5.9.
The trend observed is that as the size of the CONCOP increases, the number of iterations
required increases as well, although at much lower rate. This is definitely beneficial and
will aid the scalability of the system. Although the average number of iterations required
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is similar, the actual simulation time is much greater for larger networks because of the
number of computations required. Although the 16x16x5 network appears to take longer
than the 20x20x5 network to train, this is likely an abberation of the simulation.
5.4.2 Simulation of a 12x12x5 CONCOP under Non-Ideal Conditions
The simulations up to this point have focused on training and operating the CONCOP
under optimal conditions. In particular, the interlayer optical connections of the system
models have been ideal, meaning that the VCSEL-hologram-photodetector interface in the
hardware implementation has been assumed to be perfectly lossless. Essentially, these
connections have been replaced by a wire. Furthemore, the simulations have assumed that
all of the pixels function perfectly all of the time. In this section, these requirements will
be relaxed, such that the performance of the hardware under non-ideal conditions can be
approximated.
12x12x5 CONCOP with Dead Pixels
It is well known that biological neural networks such as the brain commonly experience a
slow degradation of neuron and synapse functionality as time passes. Although prolonged
losses over a period of time cause a degradation in memory or other mental capacity, the
failure of a few neurons generally has a very minimal effect in the short term.. Fault-
tolerance such as this is one of the benefits of neural computing systems. In theory, one or
more pixels of the system can fail, and the system should still be able to operate reasonably
well.
To demonstrate the fault tolerance of the CONCOP, a variation of the face recognition
simulation was designed. In this simulation, the network was originally trained to recognize
the three test subjects and the final weight state of the system was saved. The outputs
were also recorded to serve as the ideal case, or control. The connection matrix was then
altered such that a few of the pixels were essentially removed, and the inputs were reapplied.
The new outputs were then compared to the originals to see if the system was indeed fault
tolerant. No retraining was performed.
At first, pixel (6,6) on each of the first three layers was removed as shown in Fig. 5-17.
This is equivalent to having three pixels fail in the center of the system. Despite the fact
that the system had completely lost three pixels, it was still able to correctly identify the
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Figure 5-19: Graphical representation of the results from the fault tolerance simulations. On
the left, the ideal CONCOP identifies the subjects and meets the noise margin thresholds.
In the middle, the CONCOP with a minor fault still identifies the subjects correctly, but
with somewhat lower noise margins. On the right, the CONCOP with the major fault still
functions correctly, but with extremely low noise margins.
shown in Table 5.10, while graphical results are shown in Fig. 5-19.
Although it is correct to say that pixels near the edge are less critical than those in the
center for the particular application being considered, it is more accurate to state that a
pixel's distance from an output determines its importance. For example, in the preceding
simulations, it was observed that the loss of a nine pixel region on either of the first two
layers caused less degradation in the output than when the dead region occurred in the final
two layers. At the extreme, if one of the dead pixels happens to be one of the output pixels,
that particular output would not function, and the system would essentially have failed.
Ideal 3 Dead Pixels 18 Dead Pixels
1 2 3 1 2 3 1 2 3
(5,5) 0.28 -0.30 -0.30 0.27 -0.30 -0.31 0.23 -0.18 -0.24
(6,6) -0.23 0.26 -0.39 -0.19 0.20 -0.33 -0.08 0.08 -0.23
(7,7) -0.25 -0.49 0.27 -0.25 -0.49 0.27 -0.29 -0.38 0.10
Table 5.10: Numerical results corresponding to Fig. 5-19.
124
12x12x5 CONCOP with Lossy Interlayer Connections
The CONCOP models previously presented assume that the connections between neurons
are ideal. In essence, each of the connections can be represented by a lossless wire be-
tween the sending and receiving pixel. This would be fairly representative of an electrical
network, but in hardware implementations of the CONCOP the optical transmitters, de-
tectors, and beam-steering holograms will not likely yield ideal interconnections. There
are several mechanisms that could degrade the signal quality of the interlayer connections.
Non-linearities in the detector will likely lead to a loss of resolution. While the electronics
are designed to utilize 6-bit resolution, the optoelectronics may not reach this level. Like-
wise, the holographic gratings will not be 100% efficient. As the efficiency decreases, the
signal-to-noise ratio will decrease, also resulting in a loss of resolution. The holographic
gratings may also have problems fully steering the beam of light. This can result in stray
light being unintentionally transmitted to the wrong pixel.
Each of these loss mechanisms will have different impacts on the operation of the system.
In neural networks, it is important to categorize errors as either systematic or random. Sys-
tematic errors are errors which are consistent and often occur because of design limitations
or manufacturing imperfections. These errors are repeatable and often appear as offsets
in the system. A non-systematic, or random, error occurs when the outputs of the system
over a series of trials vary even when the same inputs are applied. These errors are often a
result of noise processes, such as thermal noise in the devices or vibrational noise affecting
the alignment of the system. Since the errors are not repeatable from one trial to the next,
statistical analysis is necessary to characterize non-systematic errors.
Neural processors such as the CONCOP are very adept at dealing with systematic
errors. When a CONCOP with systematic errors is programmed with weights trained on a
CONCOP (or simulator) with different systematic errors (or no errors), it may not produce
the desired output for a given set of inputs. However, these systematic errors can easily
be compensated for by retraining the system such that the new weights take these offsets
into account. In contrast, random errors are much more problematic, since they cannot be
compensated for by simply retraining the system.
The errors previously mentioned are all examples of systematic errors because once the
CONCOP is assembled, these errors will not change. Systematic errors can be considered
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in two ways, depending on whether the system is retrained to compensate for them. If
it is difficult of costly to retrain the system, it is useful to understand how an imperfect
system exhibiting systematic errors will respond when programmed with weights which were
generated on an ideal system. Conversely, if the system can be retrained, it is useful to
know how long the retraining is likely to take, and whether it can successfully compensate
for the systematic errors.
A simulation was run on a 12x12x5 CONCOP to better understand how the CONCOP
might respond to lossy/amplified interlayer connections. To simulate the lossy connections,
the connection matrix of the functional model environment was given a random component.
Rather than each connection having an efficiency of 100%, the connection efficiency was
assigned a random value at the beginning of the simulation such that each training iteration
experienced the same variation. The random value was from a uniform distribution between
-25% and +25% such that the resulting connection matrix had efficiencies of 75%-125%.
Efficiencies over 100% would represent the case where a given pixel receives stray light
from surrounding pixels, thereby causing it to receive a stronger input than it should. The
ideal weights were then loaded, and the outputs recorded. The simulation was first run
with synapse efficiencies of t25% from the ideal and then repeated for synapse efficiencies
of ± 50% of the ideal. The results for both the static +25% and the static ±50% lossy
interconnections simulations are shown in Fig. 5-20 and the numerical results are shown in
Table 5.11.
The preliminary results of these simulations indicate that the CONCOP can withstand
a substantial amount of variation in the interplane connections, even without retraining.
In the case where the variation was ± 25%, the outputs still matched the correct outputs,
albeit with a lower noise margin. For the case where the variation was ± 50%, one of the
outputs was incorrect, and would have caused the system to fail. In this situation the system
would need to be retrained such that the systematic errors are correctly compensated. A
simulation of the retraining was performed for one of the ± 50% variation cases, and it was
found that 1200 iterations were required to bring the outputs back to a level which would
pass the MMSE. Considering that it took about 5000 iterations to train the system intially,
it only took 20% as long for the retaining.
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Figure 5-20: Graphical representation of the results from random noisy interlayer connec-
tions simulations on a 12x12x5 CONCOP. On the left, the ideal CONCOP identifies the
subjects and meets the noise margin thresholds. In the middle, the CONCOP with random
±25% deviation from the ideal on the interlayer connections still identifies the subjects cor-
rectly, but with slightly lower noise margin. On the right, the CONCOP with random ±50%
deviation from the ideal barely identifies subject's 1 and 3, and fails to identify subject 2.
_____ Ideal ±25% Lossy ±50% Lossy
Patter 1 2 3 1 2 3 1 2 3
(5,5) 0.28 -0.30 -0.30 0.12 -0.38 -0.38 0.09 -0.26 -0.38
(6,6) -0.23 0.26 -0.39 -0.17 0.22 -0.35 -0.28 -0.08 -0.36
(7,7) -0.25 -0.49 0.27 -0.25 -0.47 0.25 -0.28 -0.31 0.05
Table 5.11: Numerical results corresponding to Fig. 5-20.
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0
12x12x5 CONCOP with Randomly Lossy Interconnections
Although systematic error is likely to be much more prevalent in the CONCOP than random
error, it is still useful to understand how random error in the interlayer connections will
influence the training. To better understand this random component of error, the previous
simulation was repeated except that the 25% and 50% systematic variations were replaced
with a 5% random variation. The random variation was again generated by altering the
connection matrix, except this time different variations were introduced during each training
iteration (rather than a single variation at the start of training). A 5% random variation
is quite large, and is similar to operating the CONCOP as a 4-bit system, rather than
the standard 6-bit. The average training time for a system with 5% random noise on the
interlayer connections is substantially higher, yet a solution is still found. The average of the
trials with 5% random noise applied during each training iteration required 15,978 training
iterations to successfully learn the application, whereas the ideal CONCOP required 5,995
on average as presented in Table 5.9.
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Chapter 6
Conclusion
This chapter will present the conclusions of the research undertaken in this thesis. A
summary of the work completed will be presented, along with recommendations for future
work.
6.1 Summary of Contributions
The primary objective of the work comprising this thesis was to advance the development
of the Compact Optoelectronic Neural Coprocessor by designing the electronics responsi-
ble for computation and communication within a single pixel of the system. Before this
could be accomplished, however, the system-level architecture was examined and further
refined. These refinements not only maintained the basic vision of the system - that optical
information should enter the device, propagate through a cascade of planes using optical
links, and then exit the opposite side - but also expanded it to include the capability to
communicate laterally within the same plane. Additional modifications included using a
single type of neuron for all layers which both simplified the design and increased the pixel
density by shrinking the area required.
The circuits developed were designed to implement this modified architecture. By sim-
plifying the design to include two key components, the transimpedance amplifier and the
synapse, the complexity of the design, manufacturing, and test processes were simplified.
In addition, the simplified circuits enabled the pixel size to be considerably reduced, which
enables more pixels to be included in a given amount of area.
After the architecture and circuits for the CONCOP were developed, much research was
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devoted to developing models and a simulation environment for the system. Although the
system could be simulated with great accuracy in a transistor-level circuit simulator such
as SPICE, the time required to obtain the results was unacceptable. Therefore, functional
models of the system were developed which approximate the actual behavior of the circuits
while abstracting away much of the complexity. The functional models developed in this
thesis have been shown to reduce the simulation time by 1000% as compared to SPICE-
based simulations.
With an efficient yet relatively accurate simulation environment available, the focus
of the research turned toward developing training algorithms for the system. The back-
propagation algorithm was briefly considered, but was found to be unsuitable. Therefore,
the weight perturbation algorithm was implemented since it has been shown to be amenable
to hardware neural networks. A progressive training methodology was developed which
allows the system to use models of varying accuracy and simulation time throughout the
training process. A modified performance metric was also developed for training systems
with digital outputs.
Once the simulation environment, system models, and training algorithms were in place,
simulations of the system were performed. These simulations ranged from rather basic
proof-of-concept tests to more complex applications such as face recognition. Additional
simulations were performed to show the performance of the system in the presence of noise
and other non-idealities.
Finally, the basic circuit components were fabricated on a test chip to demonstrate
manufacturability of the system. The results for the transimpedance amplifier and synapse
very closely match the transistor-level simulations and the functional models developed for
the simulation and training environment.
6.2 Discussion of Future Work
Future work on the Compact Optoelectronic Neural Processor could proceed in several ar-
eas. Prior to the work of this thesis, much research had been devoted to the microphotonics
and optoelectronics required for inter-plane optical communication. With the addition of
the work in this thesis, the electronics required to implement the computation and com-
munication within a single plane of the system are also in place. With the most of the
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Component Area (pm2 ) Count per Pixel Total (pm2 )
Synapse 2,250 10 22,500
Neuron 1,500 1 1,500
Weight Storage (6-bit) 5,000 10 50,000
VCSEL Landing Site 15,625 9 140,625
Photodetector (est.) 10,000 1 10,000
Routing (est. at ~25% of total) 55,000 55,000
Total 279,625
Table 6.1: Area of the primary components required to implement each pixel of the CON-
COP (without lateral connections) as implemented in the AMI 0.5-Am process. This results
in a pixel size of 530 pm x 530 pm.
key components available, the next major phase of the project should focus on integrating
these components into a cohesive system. This section will highlight some of these areas
and briefly discuss the challenges associated with them.
6.2.1 Scalability
One of the key questions surrounding the CONCOP project is how well it will scale to
larger and larger arrays of pixels. For this thesis, most of the simulations involved systems
of 12x12x5 (720 total) pixels, but it is envisioned that the system might eventually scale
to thousands or tens of thousands of pixels. The expectation is that this will increase the
performance of the system by allowing it to store more higher-resolution patterns. Several
issues will need to be overcome in order to achieve this.
The most obvious limit to scalability is pixel size. Table 6.1 shows how much area each
component currently requires. The size of the pixel limits how many pixels can be fit into
a single chip, and hence into a layer of the system. Of course, larger chips can be used, and
in the extreme, wafer-scale integration can be utilitized where each plane of the system is
comprised of a single wafer. With a current pixel size of -280,000 Pm2 , a 2 cm x 2 cm
chip could contain 1425 pixels or about a 38 x 38 pixel array. Of course, more advanced
processes will allow the weight storage component to shrink thus enable more pixels to
be included. The routing resources required should also shrink since over-the-cell routing
would be possible. Analog circuits and optoelectronic components, however, seldom shrink
as much as digital circuits. Therefore, assuming that the routing resources can be virtually
eliminated and that the weight storage can be shrunk by 75% in a more advanced process,
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the minimum pixel size is still -190,000 pm 2 (432 pm x 432 pm) and is largely dominated
by the optoelectronics.
Even if the current pixel size is maintained, wafer-scale fabrication still would be possible.
Traditionally, one of the main problems of wafer-scale integration is that it is difficult to
fabricate a complete wafer with zero defects, and as a result, the yield drops substantially.
As the simulations involving 'dead pixels' have shown, however, the CONCOP can still
function even if some of the pixels are inoperable, as would most likely be the case.
Although pixel size is the most obvious factor to consider when discussing scalability,
trainability is probably the most limiting. As the system size increases, it takes increasing
amounts of iterations to initially train the system. If the training is being performed in a
simulation environment, the time to train the system increases as well, since each iteration
takes longer to complete. The simulations performed in Chapter 5 illustrate this fact. As the
CONCOP was scaled from an 8x8 to a 20x20 system, but still being trained to identify the
same test subjects, the number of training iterations increased by 51%, which is encouraging
since the size of the system increased by over 500%. Likewise, when lateral interconnections
were added (which increases the degrees of freedom similar to adding layers or pixels), the
number of training iterations went up substantially. Therefore, to support larger and larger
arrays of pixels in future versions of the CONCOP, it seems that additional effort should
be focused on improving the training algorithms, as this may be a limiting factor.
The circuits should be easily adaptable to larger systems, so long as routing resources
exist to connect the necessary biasing. If only one bias generator is included per plane,
variations of the references across the die may exist. These should not cause significant
problems, however, since the adaptive training can accommodate and compensate for these
variations.
6.2.2 Applications
Another key question surrounding the CONCOP and similar neural processors is how to
utilize them. Although the concept of the CONCOP was to develop a general-purpose
neural coprocessor capable of solving many different types of problems, it may be better to
find a problem that cannot be solved conventionally and attack it with neural techniques.
Indeed, the business world has long known that it is better to start with a problem and
then develop the technology to solve it, rather than start with the technology and look
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for a problem. The challenge problem should be one that is very cumbersome to solve
using conventional sequential processors. Even if it can be solved on traditional sequential
computers, it should require the use of neural algorithms running in emulation. By requiring
that it be solved using a neural algorithm, the argument can be made that native hardware
developed to implement the selected algorithm should be able to outperform the same neural
algorithm running in emulation on a standard computer. Then it simply becomes a matter
of determining whether that assumption is correct.
6.2.3 Architectural Enhancements: Elman Network Variations
The CONCOP architecture developed in this thesis is only capable of processing spatially-
variant information. By adding feedback links and memory elements from the output of
each neuron to the inputs of its neighbors, the ability to process temporal patterns can be
added. Just as the CONCOP is sparsely-connected in the vertical direction, this Elman-
type network variation will be sparse in that each neuron will only receive the inputs from
neighboring neurons. A diagram of the proposed architectural modification is shown in Fig.
6-1.
The possibility of combining the laterally connected MLP and the Elman state memory
could also be explored in future revisions of the CONCOP. While the lateral intra-layer
connections between neurons provides additional computational power through the use of
additional synapses, it does not provide a memory element for the device. Therefore, just
like all MLP's, it can only process spatially varying data. By adding a memory state such
that the previous outputs of neighboring neurons can be used during the present compu-
tation, the network will have the capability of processing both spatially and temporally
varying data.
Although the concept seems to hold significant promise, the addition of Elman-memory
elements will significantly change the scope of the coprocessor and should be carefully
considered. The addition of state memory will have the effect of transforming the system
from an asynchronous device to one which requires a clock signal to demarcate one period
from the next. In addition, the memory element for storing the neuron output will require
area as well as control circuitry which will increase the area of the pixel.
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Figure 6-1: CONCOP with lateral connections and Elman-style memory elements. Each
neuron receives inputs from nine neurons in the preceding plane, eight laterally connected
neurons in the same plane, and the five previous state outputs of the surrounding co-planer
neurons in addition to its own.
6.2.4 Circuit Design
The objective of the first test chip for the CONCOP was to demonstrate manufacturability
of the circuits. It was designed in the AMI 0.5-ym process, which has a rather large feature
size. The large feature size does not pose a problem for the analog circuits, but increases the
size of any digital circuits. Given that the CONCOP uses digital weights, a large proportion
of the pixel area is currently consumed by shift registers for storing the weights. This area
could be significantly reduced by migrating the design to a more advanced process.
6.2.5 Training, Modeling, and Simulation
The CONCOP models represent the electronics very accurately and thus provide good
performance estimates of all-electronic versions of the system. However, they currently
model the optics and optoelectronics as ideal devices with deterministic noise components.
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Future work in this area should develop more accurate models of these components, such
that an all-encompassing system model can be created.
Additional work in the training and simulation area could focus on finding a better
utilization of the lateral interconnects. Currently, the architecture and circuits support the
concept of lateral interconnects, but as yet, they have not been proven to be beneficial. A
more efficient training algorithm or more appropriate target application may prove them to
be worthwhile.
6.2.6 Integration
The next major phase of the CONCOP project will begin integrating the micro-holograms,
optoelectronic devices, and circuit components into one package. From a circuit perspective,
this will require several adaptations to the design to accommodate the fact that the pixels
will be distributed across multiple layers. Although several bias voltages are required by
each transimpedance amplifier and synapse, only one bias generator is needed for each
reference since the signal can be distributed to all of the pixels on the chip. Once multiple
chips are involved, it will be necessary to replicate these reference circuits on each layer.
Having different references for each layer has both advantages and disadvantages. One
benefit is that each layer can be adjusted independently, which may aid certain algorithms.
But unless this is found to be useful, it is more likely that all of the layers will need to
be synchronously biased such that they operate identically. To accomplish this, a feedback
system could be developed whereby a reference synapse is included one each layer with it's
output ported off chip. The PC or local controller can then adjust each layer's biasing until
the outputs are all synchronized. This will be especially important when it is desirable to
use ideal system weights without retraining and thus the CONCOP cannot learn around
the bias-induced offsets.
Bringing the reference signals (along with power) to each layer will also require additional
modifications to the design. The current test chip used a traditional pad ring around the
periphery of the chip. A combination of signal pads and supply pads are used to interface
the chip to external circuits via bonding wires which extend from the chip to the package.
In the case of a multi-layer CONCOP, these bonding wires will need to stack such that each
layer can be connected to the external signals. It may also be possible to connect each layer
to the preceding layer such that only one set of bond wires are needed to connect the entire
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sandwich to the package.
Another integrated circuit issue which should be considered during the integration pro-
cess is heat dissipation. Although the circuits as currently designed to do not consume
substantial power, as the arrays of pixels become larger, the total power consumption will
increase. The byproduct of power consumption is heat, and it must be dissipated. Con-
ventionally, large heat sinks can be used to effectively increase the surface area of the chip
and thus provide more cooling. For a multi-layer system such as the CONCOP, the number
of circuits increases in proportion to the number of layers, but the surface area remains
almost constant. As a result, the heat density increases rapidly. Similar problems affect
3-D integrated circuits, which are also still in the research stage. One solution proposed
for those designs is to have through-wafer vias which provide conduits for heat transfer to
the surface [54, 55]. This approach may work for the CONCOP as well, and may warrant
investigation.
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Appendix A
The Test Chip and Results
A test chip was designed and fabricated in the AMI 0.5-pm process available through
MOSIS. The objective of the test chip was to demonstrate the fundamental components,
particularly the synapse and neuron circuits, and to show that they can be manufactured.
By comparing the actual performance of these blocks to the models previously developed,
more accurate estimates of system performance can be made. To facilitate testing of the
chip, a printed circuit board was also designed and fabricated. The results obtained during
the testing and characterization of the chip will be presented here, along with the testing
methodology.
A.1 Testing Methodology
A printed circuit board (PCB) was designed to aid in the testing of the chip. The PCB was
a 2-layer board (4 in x 3in) fabricated through Advanced Circuits. The board was designed
so as to minimize the external power supplies and circuits required for testing. The variable
biasing of the control voltages was accomplished through the use of potentiometers which
allowed for the current references to be adjusted. The schematic and layout of the test
board, along with a bonding diagram and microphotograph of the chip, are included at the
end of this appendix.
The synapse and neuron circuits were designed to offer substantial adaptability and
reconfigurability to meet the goals of the of the project now and in the future. As such,
they require a variety of reference voltages and currents which must be generated off-chip.
In the future, when the requirements of the project have narrowed, many of the references
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Figure A-1: The transimpedance amplifier test configuration.
could be created on-chip or simply eliminated. Although most of the control references
described in Chapter 3 were voltages, a bias generator block was included on-chip such that
a low-impedance node was connected to the output pad. As such, it is more appropriate
to think of a reference current being supplied to the chip, although in actuality, it is a
reference voltage that is biasing the circuit. The PCB accommodates this design by using
potentiometers to vary the reference currents over a wide-range.
A.2 Neuron Circuits
Two configurations were included to test the neuron circuits. The transimpedance amplifier
was instantiated by itself and in combination with the single-to-differential converter which
interfaces the amplifier to the synapse multiplier. Fig. A-1 shows the circuit used to verify
the amplifier by itself. The amplifier was tested by connecting a voltage source to the
iun terminal. The Vx-shift control was then adjusted to properly bias the amplifier. For
normal operation, Vx-shift is adjusted such that the middle of the current input range
corresponds to the middle of the voltage output range. For a photodetector with a 10 PA
dynamic range, and an amplifier with an output range of 1.5 V to 3.5 V, the Vx-shift bias
should be adjusted such that an input of 5 pA corresponds to an output of 2.5 V. To achieve
this, the Vx-shift was biased to 1.5 V which is equivalent to 1.8 pA at the pad of the chip.
v_OutA
i-in TIA S2D
vOutB
vX-Shift I
Figure A-2: The transimpedance amplifier driving the single-to-differential converter.
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Normally the transimpedance amplifier would be tested by applying a known current
and measuring the voltage output. Due to the features of the power supplies and ammeters
available, however, it was more accurate to apply a voltage and measure the current drawn in
this situation. Therefore, after biasing the amplifier with Vx-shift for the 10 pA condition,
the amplifier was characterized by applying varying voltages to the input and recording the
current. The current and voltage pairs were then recorded and plotted. The graph obtained
was shown in Chapter 3 (Fig. 3-4).
The second configuration of the neuron circuits consisted of the transimpedance amplifier
connected to the single-to-differential converter, such that these components could be tested
together. Fig. A-2 depicts this configuration. Testing consisted of applying a voltage to the
input of the transimpedance amplifier and recording the outputs of the single-to-differential
converter. For this test, the National Instruments test card (NI-DAQ) was used to sweep the
input voltage and simultaneously record the outputs. The results were shown in Chapter 3
(Fig. 3-6).
A.3 Synapse Circuits
The synapse circuits were verified using two primary configurations. To avoid generat-
ing the differential voltage inputs off-chip, each synapse was connected to the standard
transimpedance amplifier and single-to-differential converter block. In one instance, the
output of the synapse was connected directly to a transimpedance amplifier as would be
typical of an all-electronic network. This results in a transimpedance amplifier - synapse -
±_' TIA S2D Synapse TIA _
V_X-Shf j vX- Shi ft __
weight [0 -
v ref [0: 41 hr
v-gai 3 
vY-Shift--up
vY-Shi f t-nN
v _scal;-
Figure A-3: The TST test configuration, consisting of a transimpedance amplifier, single-
to-differential converter, synapse, and transimpedance amplifier.
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Control Current (pLA) Voltage Equivalent (V)
Gain 11.4 1.6
Y - Shift -UP 2.1 1.1
Y - Shift - DN 26.0 0
X - Shif t 1.8 1.5
Scale 8.3 1.0
Iref 0.22 _
Table A. 1: The control signals used to test the TST configuration. The currents shown
were the actual currents provided to the test chip via the PCB. The equivalent voltages are
shown for comparison to the circuits and models of Chaps. 3 and 4.
transimpedance amplifier (TST) configuration, as shown in Fig. A-3.
The synapse requires several bias control voltages to be set, in addition to the Vx-shift
control for the transimpedance amplifiers to which it is connected. The bias controls were
adjusted to achieve the desired operation and the values used during testing are shown in
Table A.1. The vscaze and t ref controls were adjusted such that the range of the synapse
output voltage was large enough for accurate measurement purposes. A simple DIP switch
was used to input the weights.
Characterization of the TST configuration consisted of sweeping the input of the tran-
simpedance amplifier from 1.5 V to 3.5 V using the NI-DAQ card. The voltage from the
output transimpedance amplifier was recorded using a different channel of the card. The
plot of these outputs was included in Chapter 3 (Fig. 3-16). The sweep was repeated once
for each weight of interest. The irregularity of the traces associated with the ±1 and +2
weights can be attributed to quantization noise of the NI-DAQ card. Otherwise, the circuit
performs quite as expected.
The second configuration used to test the synapse was identical to the first, but rather
than driving a transimpedance amplifier, the synapse was connected to a VCSEL driver.
Since the VCSEL driver presented in Chapter 3 was redesigned after the test chip was fabri-
cated, the driver in this configuration has different characteristics. In particular, this driver
was redesigned because it did not operate with a wide enough dynamic range. Although
this is not the actual driver which would be used in the CONCOP, it can still provide a
second verification of the synapse circuits. The control parameters of Table A.1 were used
again. The drive - bias control was adjusted such that the operating range of the output
corresponded with the middle of expected operating range of the VCSEL.
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_ TIA S2D Synapse Driver _
V_X-T if th v__drive bias I
weight [0:.
v_ref[0:4]( A
v_gai
vY-Shift--rP
vY-Shift--nN
v__scalp
Figure A-4: The TSD test configuration, consisting of a transimpedance amplifier, single-
to-differential converter, synapse, and VCSEL driver.
The output of the driver was measured using the NI-DAQ card while the input to the
transimpedance amplifier was swept over the operatgnerarnge. The output for two weights,
be and 31 are shown in Fig. A-5.
A.4 Auxiliary Circuits
The auxiliary circuits include the bias generators, shift registers, and VCSEL drivers. The
bias generator circuitry was tested in conjunction with the synapse and transimpedance
amplifier. Without proper operation of the bias generators, these blocks would not have
been able to function. Testing of the shift register and VCSEL driver are discussed in this
section.
A.4.1 Shift Register
Since the CONCOP utilizes digital weights for computation, a shift register is used to store
them on chip. The shift register consists of a chain of D-Flip-Flops, connected serially, such
that bits are transferred from one stage to the next. Two shift registers were included on
the chip, including a 6-bit version suitable for storing a single weight and a 54-bit version
for storing nine weights.
Testing of the shift registers consisted of using the NI-DAQ controlled by Matlab. The
NI-DAQ card was used to create a stream of data bits to be downloaded to the chip. A
series of clock pulses was then created, each of which caused another bit to be loaded into
the system. Finally, another channel of the NI-DAQ card was used to monitor the output
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2.4
2.2 - -
2 /____w
1.8
0
1.5 2 2.5 3 3.5
TIA Input Voltage [V]
Figure A-5: Output of the TSD configuration for weights ±1 and ±31 showing characteristic
sigmoidal transfer function of the synapse. This VCSEL driver does not have the necessary
dynamic range and was subsequently redesigned.
of the final register, such that its contents could be observed. After comparing the input
sequence to the output sequence, successful operation was confirmed.
A.4.2 VCSEL Landing Site Integration
In collaboration with Prof. Fonstad's group, a 3 x 3 array of landing sites were included to
facilitate testing and characterization of the VCSELs. Each site was a square that is 100
pm on a side with a 30 pm gap between sites. The site is designed such that the VCSEL
contacts the lowest metal layer (Ml) on one side, and the top metal layer (M3) on the
other. Each site has an integrated driver consisting of a 100 pm x 0.6 pm NMOS transistor.
Additionally, each site has individual connections to the top contact, Vt0p, and to the driver,
Vgate. A microphotograph of the landing site area is shown in Fig. A-6.
A.4.3 VCSEL Driver
The VCSEL driver circuit included on the test chip was found to not have enough dynamic
range to properly interface the synapse to the VCSEL. The redesigned circuit was discussed
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Figure A-6: 3 x 3 VCSEL landing sites integrated on the test chip.
in Chapter 3. The modulating transistor will be tested along with the VCSELs when
integration is completed.
A.5 Schematics, Diagrams, and Photographs
The board schematic and layout are shown in Fig. A-7 and Fig. A-8, respectively. The
board was designed using the EAGLE software package. Fig. A-9 is a microphotograph of
the chip. The CONCOP circuits are around the periphery and the VCSEL landing sites are
in the center. The relevant blocks are numbered and a description can be found in Table
A.2. The remaining regular arrays of structures are associated with an unrelated project.
The bonding diagram for the test chip is shown in Fig. A-10. The chip contained
84 pins. Nine of the pins are used to connect the top contact of VCSELs in the landing
site array. These are denoted by VT. An addition nine pins connect to the gate of the
driver for each respective VCSEL. These are denoted VG. The wiring connections shown
on the diagram use the signal names used in the Cadence layout file. In general, pin names
are assigned such that the first part of the name indicates the circuit block to which it is
associated, while the final part of the name indicates the specific signal. Where appropriate,
signals that are intended to be current inputs are denoted I while those that are voltage
are denoted V. During the writing of the thesis, some signals were referred to using slightly
different names to reflect their purpose. A microphotograph of the chip is shown in Fig.
A-9.
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Figure A-7: Printed Circuit Board (PCB) Schematic.
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Figure A-8: Printed Circuit Board (PCB) Layout.
Label Block
1 6 bit register for weight storage
2 Single-to-differential converter
3 TIA with single-to-differential converter (complete neuron)
4 TIA
5 TIA with single-to-differential converter (complete neuron)
6 Original VCSEL driver (later redesigned)
7 Bias generator for control signals
8 VCSEL landing site connected to original VCSEL driver (6)
9 VCSEL landing site connected to TSD configuration (10)
10 TIA-synapse-driver (TSD) configuration connected to (9)
11 TIA-synapse-driver (TSD) configuration driving a pad
12 TIA-synapse-TIA (TST) configuration
13 3x3 array of VCSEL landing sites
14 2-input Boolean logic network
Table A.2: Description of test chip blocks corresponding to Fig. A-9
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----- ------
Figure A-9: Microphotograph of the chip. (See Table A.2 for a description of numbered
blocks.)
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Figure A-10: Bonding diagram of the test chip.
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Appendix B
Matlab Code for Simulating a
2-Input Boolean Logic Network
This appendix contains the code required to implement a 2-input Boolean logic network
and train it to perform the XOR function. The functional model approximations of the
CONCOP circuits are used.
clear
X system parameters
% set the biasing
YUP = 1.31;
YDN = 0;
Vgain = 1.5;
scale=5;
X training parameters
X the middle of the output range
mid = 2.47;
% the range of the outputs
range = .85;
% the target threshold for digital outputs
trainthresh = .2;
% minimum threshold (percent of target) for digital outputs
thresh-coef = .75;
% the number of inputs in the training set
inputs = 1;
% system parameter calculations
gain = gain-calc(Vgain);
biasc biascalc;
scalec scale-calc;
scalefactor = polyval(scale_ c, scale)/1.931e-6;
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% data storage
filename = sprintf(['xor',datel);
fid = fopen(filename, 'w');
%other parameters
ehis = .04;
count-vec = 0;
eta = 1;
step = .1
% The input and target patterns --------------------------------------------------------
% these simulate current sources to the first layer
% remember signals are inverted, so 0 is 1
iIni = [0 0 i0e-6 10e-6];
iIn2 = [0 10e-6 0 10e-6];
Target = trainthresh.*[- 1 1 -1];
target-all = Target;
%parameters specific to XOR
vBias = tia(O)
w= 1.*((rand(1,9))*2-1);
mask = [1];
count = 0
above-thresh = 0
% loop until all the outputs meet the minimum thresholds
while ((above-thresh < inputs))
% xor is the function that evaluates the network
OLl = xor(iInl, iIn2, vBias, Vgain, YUP, YDN, bias-c, w, mid, range);
[el,above-thresh,thresherror]=compute.error(OL1,targetall,mask,threshcoef,inputs);
ehis = [ehis el];
count = count+ 1
% perturb the weights according to the WP algorithm
pert = round(rand(1,9))*2-1;
dw = pert * .02;
nw = w + dw;
w = truncw(nw);
X evaluate the network using the perturbed weights
OL2 = xor(iInl, iIn2, vBias, Vgain, YUP, YDN, biasc, nw, mid, range);
[e2,above.thresh2,thresherror2]=compute-error(L2,target-all,mask,thresh-coef,inputs);
X calculate the difference in the error and update weights
de = e2 - el;
dw = -1*eta*de * pert / step;
w = w + dw;
w = truncw(w);
end
function vOl = xor(iInl, iIn2, vBias, Vgain, YUP, YDN, bias-coefs,
weights,mid,range)
% Description:
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% This function evaluates the xor functional model.
Receive:
iInl: input xl
iIn2: input x2
vBias: the voltage which drives the bias synapses.
Vgain: gain control setting
YUP/YDN: translational control settings
bias-coefs: coefficients for calculating translational controls
weights: the weight matrix
mid/range: midpoint and range of output voltages
% Return:
% vol: output of
wi
w2
w3
w4
w5
w6
w7
w8
w9
the XOR network
weights(1);
weights(2);
weights(3);
weights(4);
weights(5);
weights(6);
weights(7);
weights(8);
weights(9);
vILl = tia(iInl);
vIL2 = tia(iIn2);
ibi = syn(vBias,Vgain,wl,YUP,YDN,biascoefs);
iIlHL1 = syn(vIL1,Vgain,w2,YUP,YDN,biascoefs);
iI2HLl = syn(vIL2,Vgain,w4,YUP,YDN,bias-coefs);
vHL1 = tia(-(ibl+iIlHL1+iI2HL1));
ib2 = syn(vBias,Vgain,w6,YUP,YDN,bias-coefs);
iI1HL2 = syn(vILl,Vgain,w3,YUP,YDN,bias-coefs);
iI2HL2 = syn(vIL2,Vgain,w5,YUP,YDN,bias-coefs);
vHL2 = tia(-(ib2+iI1HL2+iI2HL2));
ib3 syn(vBias,Vgain,w9,YUP,YDN,bias-coefs);
iHL101 = syn(vHL1,Vgain,w7,YUP,YDN,biascoefs);
iHL201 = syn(vHL2,Vgain,w8,YUP,YDN,biascoefs);
vOl = tia(-(ib3+iHL101+iHL201));
vOl = (vOl - mid) / range;
function [e 1,above-thresh,thresherror]=compute error(OLl ,target,mask,thresh-coef ,inputs)
X Description: Compute error calculates the error of the outputs
X using the MMSE performance metric
X Receive:
X OLl: Outputs
X target: the desired outputs (digital)
X mask: the outputs of interest
X thresh-coef: the target percentage
X inputs: number of inputs
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X
X Return:
X el: Modified mean squared error
X above-thresh: number of input/output pairs meeting the threshold
A thresherror: error relative to minimums
X error of relevant outputs -- sign indicates whether output is above
X minimum threshold. ie sign of +1 means output is above minimum by that
A amount, vs. -1 which means below minimum by that amount
error = (OLl-target).*mask.*sign(target);
% positive error-sign means that output is above target
error-sign = sign(error);
% chop off any error that is above the target.
error-chopped = error.*-(error-sign -1)./2;
% same as error, except measured relative to minimum threshold
thresh-error = (OL1-thresh-coef.*target).*mask.*sign(target);
X sign of the thresh-error above. if -1, means that output is not
% meeting minimum threshold. 0 means it is meeting (above) the min
% threshold. use mask to hide outputs that don't matter.
sign-thresherror = ((sign(thresh-error)-1)./2).*mask;
% if there are any -1's in a test pattern, then that whole
% pattern is not meeting the threshold
worst-case=min(sign-thresherror);
% sum the worst cases (each worst-case is a test pattern).
% eventually, all worst cases must go to zero in order to meet the min
% threshold. abovethresh is a total of all test patters that are
X above the threshold
above-thresh = inputs+sum(worstcase);
% error is now measured as thresh-error. we don't care how much error
X is after target is met
el = mse(error-chopped);
function current = syn(vi, Vgain, weight, YUP, YDN, bias-coefs)
X Description: Calculate the current output of a synapse given its
A weights, inputs, and control parameters
% Receive:
% vI: the voltage inputs
% Vgain: gain control parameter
X weight: weight associated with the synapse
% YUP/YDN: translational control parameters
% bias-coefs: coefficients for calculating translational controls
% Return:
% Current output of the synapse
b = d2b(31*weight);
gain = 8 + (Vgain - 1.65) * 100;
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t5 = 5e-8*(1 ./ (1 + exp ( gain*(vl-2.43)))) - 2.5e-8;
t4 = 12.6e-8*(i .1 (1 + exp ( gain*(v1-2.43)))) - 6.3e-8;
t3 = 3.12e-7*(i .1 (1 + exp ( gain*(v1-2.43)))) - 1.56e-7;
t2 = 8e-7*(i ./ (1 + exp ( gain*(vi-2.43)))) - 4e-7;
ti = 2.37e-6*(1 ./ (1 + exp ( gain*(v1-2.43)))) - 1.185e-6;
bias = polyval(bias-coefs,YUP)*(sign(YUP)) + polyval(bias-coefs,YDN)*(sign(YDN))
current-sub = (-1 + 2*b(i)) * (b(6)*t5 + b(5)*t4 + b(4)*t3 + b(3)*t2 + b(2)*tl);
current = (currentsub + bias) ;
%'--------------------------------------------------------------------------------
function vout = tia (current)
% Description: Calculate the voltage output of the TIA
X Receive:
% current: the current input to the amplifier
% Return:
% vout: the voltage output of the amplifier
vout = -170000*current + 3.32;
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Appendix C
Matlab Code for Simulating a
12x12x5 Network
This appendix contains the code required to implement the CONCOP functional model.
The Matlab code is broken into three components to aid in readability and maintenance.
The top level driver specifies the configuration parameters for the system, such as the size,
biasing constants, and the interlayer and intralayer connection matrices. It also includes the
input patterns and the targets. The top level driver calls the loop function which iterates
until the MMSE training metric is met. Each pass of the loop calls the main function which
actually computes the outputs of the CONCOP for a given weight state and input.
X the main driver for the simulation.
clear
% system parameters
% YUP = 1.1 for lat connections, 1.15 for no lat connections
YUP = 1.15;
YDN = 0;
rows = 12;
cols = 12;
layers = 6;
XVgain can range from 1.5-1.8
Vgain = 1.7;
% scale = .91 for lat connections, .94 for no lat connections
scale=.94;
% lat = 1 for lateral connections, 0 for no lat connections
lat = 0;
X training parameters
% the middle of the output range
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mid = 2.47
% the range of the outputs
range = .85
. the target threshold for digital outputs
train-thresh = .3
% minimum threshold (percent of target) for digital outputs
thresh-coef = .75
% the number of inputs in the training set
inputs = 3
% the range for initial starting weights (small weights)
weightcoef = .15
% system parameter calculations
gain = gain-calc(Vgain);
bias-c = bias-calc;
scale-c = scale-calc;
scale-factor = polyval(scale-c,scale)/1.931e-6;
sq = rows * cols;
%other parameters
ehis = 0;
count-vec = 0;
ones12b12 = ones(12,12);
zeros12 = zeros(1,12);
zeros12b12 = zeros(12,12);
X load the 8-bit grayscale images
load Pics.mat;
DNGa = double(DNG);
TNGa = double(TNG);
YNGa = double(YNG);
. invec is a structure containing all the input patters
invec{I} = DNGa ./ 256;
invec{2} = YNGa ./ 256;
invec{3} = TNGa ./ 256;
target{1} = zerosi2b12;
target{i}(5,5) = train-thresh*1;
target{1}(6,6) = train-thresh*-1;
target{1}(7,7) = train-thresh*-1;
target{2} = zerosl2b12;
target{2}(5,5) = train-thresh*-i;
target{2}(6,6) = train-thresh*1;
target{2}(7,7) = train-thresh*-1;
target{3} = zerosl2b12;
target{3}(5,5) = train-thresh*-1;
target{3}(6,6) = trainthresh*-1;
target{3}(7,7) = train-thresh*1;
% create the target mask matrix -- mask off outputs that don't matter
mask = zerosl2b12;
mask(5,5) = 1;
mask(6,6) = 1;
mask(7,7) = 1;
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mask = permute(repmat([reshape(mask',sq,1)
0], [1 inputs] ),[1 3 2]);
target-index = find(mask(:,1));
A data storage
filename = sprintf(['12xl2data',date]);
fid = fopen(filename, 'w');
%create the inputs structure
[target-all, in, innobias] = prepare-inputs(inputs, 0, invec,
target, sq, mid, range);
% create the connection matrices con and conlat
[con, conlat] = createcon(cols, rows, sq);
% create the bias values for bias synapses
bias-val = repmat(tia(0) ,[1,1,inputs]);
% create the weight matrices
w = weight-coef.*(.*(1-2.*rand(sq+1,sq,layers-1)));
for trials=1:1,
w=loop(fid, trials, target-all, mask, thresh-coef, target-index,con,conlat, layers,
inputs, in, in-nobias, gain,sq, biasc, YUP, YDN, scale-factor, bias-val,
mid, range, ehis, lat);
end
%'--------------------------------------------------------------------------------
function [w, wlat, OL1]=loop(fid, trials, targetall, mask, thresh_coef, target-index,
con, conlat, layers, inputs, in, innobias, gain, sq,
bias-c, YUP, YDN, scale-factor, bias-val, mid, range,
ehis, lat, w, wlat)
% Description:
X The loop function directs the training. Loop is called by the
% main driver once and executes until training is complete. Loop
% either calls the functional model (matlab) or the transistor
% model (Spectre) to compute the outputs of the system.
% Receive:
% fid: file id for storing results
% trials: number of trials
% target-all: structure containing the target patterns
% target-index: matrix of the critical outputs
% con: connection matrix for all layers
X conlat: lateral connection matrix
% layers: number of layers
% inputs: number of inputs
% in: structure containing the input patterns
% innobias: structure containing the input patters without biases
% gain: the gain control voltage
% sq: rows * cols of each layer
% bias_c: bias coefficients for calculating the synapse current
% YUP / YDN: translational bias control for synapse current
% scale-factor: scale control for synapse current
% bias-val: output of the bias synapses
% mid: voltage of the mid-point of the output range
% range: voltage range of outputs
% ehis: error history of the simulation
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A lat: binary value turning on/off lateral connections
w: weights for interlayer connections
X wlat: weights for intralayers connections
A Return:
X w/wlat: updated weights
X OLl: output layer values
count-bad = 0
count = 0
above-thresh = 0
%create the output matrix
vi = zeros(sq+l,layers,inputs);
% input layer TIA
vl(:,1,:) = tia(in);
X loop until all of the outputs meet the minimum
while (abovethresh < inputs)
if (lat==0)
% compute the outputs
vl=main(con,w,vl,layers,sq,gain,inputs,biasc, YUP,YDN,scale-factor,bias-val);
else
vl=mainlat(con,conlat,w,wlat, vi,layers,sq,gain,inputs,biasc,
YUP,YDN,scale-factor,bias-val,in-nobias);
end
X outputs scaled to the -1,1 range
OLl = (vl(:,layers,:) - mid)./ range;
[el, abovethresh, thresherror]=compute-error(OLI,target-all,mask,threshcoef ,inputs);
OL1(target.index,:)
ehis = [ehis el];
count count+ 1
better= 0;
X loop until a set of weights is found that lowers the error
while (better == 0)
count-bad = count-bad + 1;
. perturb the weights
pert = 1-2.*round(rand(sq+i,sq,layers-1));
dw = pert * .03;
nw = w + dw;
pertlat = 1-2.*round(rand(sq+l,sq,layers));
dwlat = pertlat * .03;
nwlat = wlat + dwlat;
if (lat == 0)
% recompute outputs of the system with perturbed weights
vl=main(con,nw,vl,layers,sq,gain,inputs,biasc,YUP,YDN,scale _factor, bias-val);
else
vi=mainlat(con,conlat, nw, nwlat,vl,layers,sq,gain,
inputs,bias-c,YUP,YDN, scale_factor, bias val,in-nobias);
end
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OL2 = (vi(:,layers,:) - mid)./ range;
[e2,above-thresh2,thresh-error2] =computeerror(OL2,target_all,mask,threshcoef ,inputs)
de = e2 - el;
X did the new weights lower the error?
if (ei>e2)
w = nw;
el e2;
better=l;
end
ehis = [ehis el];
A store the results
count-tot = count + countbad;
if (mod(count-tot,i) == 0)
fprintf(fid,'X7.0f',layers,trials , count, countbad, count-tot);
fprintf(fid,'7 10.6g',el);
fprintf(fid, '\n');
end
count-tot
end
end
count-tot = count + countbad;
fprintf(fid,'%6.0i',layers,trials , count, count-bad, counttot,'\n');
endline = sprintf('\n');
fprintf(fid,endline);
count-vec = [count-vec (count + count-bad)]
% --------------------------------------------------------------------------------
function v1 = main (con,w,v1,layers,sq,gain,inputs,bias-c,YUP,YDN,scale-factor,bias val)
% Description:
% The main function evaluates the system using the functional model
% for a given set of inputs. For systems with lateral connections,
% use mainlat.
% Receive:
% con: connection matrix for all layers
% layers: number of layers
% inputs: number of inputs
% gain: the gain control voltage
% sq: rows * cols of each layer
% biasc: bias coefficients for calculating the synapse current
% YUP / YDN: translational bias control for synapse current
X scalefactor: scale control for synapse current
% bias-val: output of the bias synapses
% w: weights for interlayer connections
% vi: first layer outputs, computed previously
% Return:
% vi: output values
for z=2:layers
% convert the weights to bits
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wbit = tsdec2bin(31.*w(:,:,z-1),6);
% synapse current calculations for bits 1:5
t5 = 5e-8.*(i./(1+exp(gain.*(v1(:,z-1,:)-2.43))))-2.5e-8;
t4 = 12.6e-8.*(i./(i+exp(gain.*(v1(:,z-1,:)-2.43))))-6.3e-8;
t3 = 3.12e-7.*(i./(1+exp(gain.*(v1(:,z-i,:)-2.43))))-i.56e-7;
t2 = 8e-7.*(i./(1+exp(gain.*(vi(:,z-1,:)-2.43))))-4e-7;
ti = 2.37e-6.*(1./(1+ exp(gain.*(vl(:,z-1,:)-2.43))))-1.185e-6;
to = O*vi(:,z-l,:)+1;
ttotl = [to ti t2 t3 t4 t5];
ttot2 = permute([tO ti t2 t3 t4 t5],[1 4 2 3]);
ttot3 = repmat(ttot2,1,sq);
wbit2 = repmat(wbit,[1 1 1 inputs]);
con2 = repmat(con,[i 1 1 inputs]);
% multiply each partial current by the partial weight
mult = wbit2 .* ttot3;
%bias common to all synapses -- this is NOT the bias synapse,
%but rather a DC offset in the bias current of a given synapse
bias = polyval(bias-c,YUP).*(sign(YUP)) + polyval(bias-c,YDN).* ...
(sign(YDN));
7 sum the partial currents, but subtract off the sign bit -- then
% multiply by the scale factor
syn-sumscale = (sum(mult,3) - mult(: ,:,1, :)).*scale-factor;
X determine the sign of the current from the scale bit
syn-sum-scale-sign = syn-sum-scale.*(-1).*sign(mult(: , :1,:)-.5);
7 add the DC bias from the YUP/YDN control
syn-sum-scale-sign-bias = syn-sum-scale-sign + bias;
% multiply connection matrix to zero the synapses that don't exist.
syn-sum-sign-bias-scalecon = syn-sum-scale-sign-bias.*con2;
7 sum the synapses that enter a particular neuron
current-sum = sum(syn-sum-sign-bias-scalecon);
7 rearrange the matrix if there are more than one input
if (inputs > 1)
current-sum2=permute(current-sum,[1,2,4,3]);
else
current-sum2 = current-sum;
end
% create the new output matrix
newv = [tia(-current-sum2) bias-val];
vi(:, z, :) = permute( newv ,[2 1 3]);
end
function vi = mainlat(con, conlat, w, wlat, v1 , layers, sq. gain,
inputs,bias-c,YUP,YDN,scalefactorbiasval, invecs)
% Description:
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% The mainlat function evaluates the system using the functional model
% for a given set of inputs. For systems without lateral connections,
% use main.
X Receive:
% con: connection matrix for all layers
7 conlat: connection matrix for intralayer connections
% layers: number of layers
7 inputs: number of inputs
X gain: the gain control voltage
. sq: rows * cols of each layer
X bias-c: bias coefficients for calculating the synapse current
% YUP / YDN: translational bias control for synapse current
. scale-factor: scale control for synapse current
% bias-val: output of the bias synapses
% w: weights for interlayer connections
% v1: first layer outputs, computed previously
X invecs: structure containing the input patterns
X Return:
% vi: output values
for z=1:layers
if (z>1)
wbit = tsdec2bin(31.*w(:,:,z-1),6);
.synapse current calculations for bits 1:5
t5 = 5e-8.*(1./(1+exp(gain.*(vl(:,z-1,:)-2.43)))) - 2.5e-8;
t4 = 12.6e-8.*(I./(1+exp(gain.*(vl(:,z-1,:)-2.43)))) - 6.3e-8;
t3 = 3.12e-7.*(i./(1+exp(gain.*(vi(:,z-i,:)-2.43)))) - 1.56e-7;
t2 = 8e-7.*(i./(1+exp(gain.*(vl(:,z-i,:)-2.43)))) - 4e-7;
ti = 2.37e-6.*(i./(i+exp(gain.*(vi(:,z-i,:)-2.43)))) - 1.185e-6;
to = O*vi(:,z-i,:)+i;
ttotl = [to ti t2 t3 t4 t5];
ttot2 = permute([to ti t2 t3 t4 t5],[1 4 2 3]);
ttot3 = repmat(ttot2,1,sq);
wbit2 = repmat(wbit,[1 1 1 inputs]);
con2 = repmat(con,[1 1 1 inputs]);
X multiply each partial current by the partial weight
mult = wbit2 .* ttot3;
%bias common to all synapses -- this is NOT the bias synapse, but rather
%a DC offset in the bias current of a given synapse
bias = polyval(bias-c,YUP).*(sign(YUP)) + polyval(bias-c,YDN).*(sign(YDN));
% sum the partial currents, but subtract off the sign bit -- then
.multiply by the scale factor
syn-sum-scale = (sum(mult,3) - mult(: , : ,1, :)).*scale_factor;
X determine the sign of the current from the scale bit
syn-sum-scale-sign = syn-sum-scale.*(-1).*sign(mult(: , :1,:)-.5);
X add the DC bias from the YUP/YDN control
syn-sum-scale-sign-bias = syn-sum-scale-sign + bias;
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% multiply connection matrix to zero the synapses that don't exist.
syn-sum-sign-bias-scale-con = syn-sum-scale-sign-bias.*con2;
7 sum the synapses that enter a particular neuron
current-sum = sum(syn-sum-sign-bias-scale-con);
% rearrange the matrix if there are more than one input
if (inputs > 1)
current-sum2=permute(current-sum,[1,2,4,3]);
else
current-sum2 = current-sum;
end
else
layeri = 1;
current-sum2 = permute(-invecs,[2 1 3]);
end
current-previous-layer = current-sum2;
% create the new output matrix
newv = [tia(-currentsum2) biasval];
firstpass =1;
vl(:, z, :) = permute( newv ,[2 1 3]);
wbitlat = tsdec2bin(31.*wlat(:,:,z),6);
diff-error = 1;
count-lats = 0;
% recompute until the outputs of each neuron quit changing
% this is like the relaxation-technique
while (diff-error > .0000001)
7 synapse current calculations for bits 1:5
t5 = 5e-8.*(1./(1+ exp(gain.*(v1(:,z,:)-2.43)))) - 2.5e-8;
t4 = 12.6e-8.*(1./(1+exp(gain.*(vl(:,z,:)-2.43)))) - 6.3e-8;
t3 = 3.12e-7.*(1./(1+exp(gain.*(vl(:,z,:)-2.43)))) - 1.56e-7;
t2 = 8e-7.*(1./(i+exp(gain.*(vl(:,z,:)-2.43)))) - 4e-7;
ti = 2.37e-6.*(1./(l+exp(gain.*(v1(:,z,:)-2.43)))) - 1.185e-6;
to = 0*v1(:,z,:)+1;
ttoti = [to ti t2 t3 t4 t5];
ttot2 = permute([tO ti t2 t3 t4 t5],[1 4 2 3]);
ttot3 = repmat(ttot2,1,sq);
wbitlat2 repmat(wbitlat,[1 1 1 inputs]);
con2lat = repmat(conlat,[1 1 1 inputs]);
7 multiply each partial current by the partial weight
mult = wbitlat2 .* ttot3;
%bias common to all synapses -- this is NOT the bias synapse, but rather
%a DC offset in the bias current of a given synapse
bias = polyval(bias_cYUP).*(sign(YUP)) + polyval(bias-c,YDN).* ...
(sign(YDN));
% sum the partial currents, but subtract off the sign bit -- then
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7 multiply by the scale factor
syn-sum-scale = (sum(mult,3) - mult(: , : ,1, :)).*scale-factor;
% determine the sign of the current from the scale bit
syn-sum-scale-sign = syn-sum-scale.*(-I).*sign(mult(: , :)-.5);
% add the DC bias from the YUP/YDN control
syn-sum-scale-sign-bias = syn-sumnscale-sign + bias;
% multiply connection matrix to zero the synapses that don't exist.
syn-sum-sign-bias-scale-con = syn-sum-scalesign-bias.*con2lat;
7 sum the synapses that enter a particular neuron
current sum = sum(syn-sum-sign-bias-scale-con);
% rearrange the matrix if there are more than one input
if (inputs > 1)
current-sum2=permute(current-sum,[1,2,4,3]);
else
current-sum2 = current-sum;
end
current-total = current-previous-layer+currentsum2;
% create the new output matrix
oldv = v1(:,z,:);
newv = [tia(-current-total) bias-val];
vl(:, z, :) = permute( newv ,[2 1 3]);
diff2 = oldv - vl(:,z,:);
diff-error = mse(diff2);
count-lats = count-lats + 1;
end
end
% --------------------------------------------------------------------------------
function out2=tsdec2bin(d,n)
7 Description: tsdec2bin converts decimal weights to binary. It
7 also truncates values above or below the max. It is based on
X Matlab's built-in function.
7 Receive:
% d: the value to be converted
% n: the number of bits to use
X Return:
% out2: matrix of the bits
max-val = 2^n/2-1;
Er, c] = size (d);
% check if input is above 31
overflow = sign(d-max-val);
o2 = (sign(((sign(d-max-val)-1)./2*-1)-.75)+1)./2;
r3 = d.*o2 + maxval.*(1-o2);
d = r3;
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% check if the input is below -31
o2 = (sign((((-sign(d+max-val)) - 1)./2 * -1) -.75)+l)./2;
r3 = d.*o2 + -max-val.*(1-o2);
d = r3;
% for positive numbers, add max-val+1 to the original
% for negative numbers, multiply original by (-1)
dwp = (max-val+1).*ones(r,c);
dwn = -ones(r,c);
dsa = ones(r,c);
dsb = sign(d);
ds = sign(dsa + dsb);
% put ones in the postive spots
dp = ds;
% put ones in the zero spots
dn = -((ds-1).*1);
dw = dp.*(dwp +d) + dwn.*dn.*d;
d = dw;
d = d(:); % Make sure d is a column vector.
s=(rem(floor(d*pow2(1-max(n,n):O)),2));
out2 = reshape(s,r,c,n);
function [el, above-thresh,thresh-error]=compute-error(OL1,target,mask,threshcoef,inputs)
X Description: Compute error calculates the error of the outputs
7 using the MMSE performance metric
X Receive:
X OLi: Outputs
% target: the desired outputs (digital)
% mask: the outputs of interest
7 thresh-coef: the target percentage
X inputs: number of inputs
7 Return:
X el: Modified mean squared error
% above-thresh: number of input/output pairs meeting the threshold
% thresh-error: error relative to minimums
7 error of relevant outputs -- sign indicates whether output is above
' minimum threshold. ie sign of +1 means output is above minimum by that
.amount, vs. -1 which means below minimum by that amount
error = (OLl-target).*mask.*sign(target);
% positive error-sign means that output is above target
error-sign = sign(error);
% chop off any error that is above the target.
error-chopped = error.*-(error-sign -1)./2;
7 same as error, except measured relative to minimum threshold
thresh-error = (OL-thresh-coef.*target).*mask.*sign(target);
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X sign of the thresh-error above. if -1, means that output is not
% meeting minimum threshold. 0 means it is meeting (above) the min
X threshold. use mask to hide outputs that don't matter.
sign-thresh-error = ((sign(thresh-error)-1)./2) .*mask;
7 if there are any -I's in a test pattern, then that whole
% pattern is not meeting the threshold
worst-case=min(sign-thresh-error);
% sum the worst cases (each worst-case is a test pattern).
X eventually, all worst cases must go to zero in order to meet the min
7 threshold. above-thresh is a total of all test patters that are
% above the threshold
above-thresh = inputs+sum(worst-case);
% error is now measured as thresh-error. we don't care how much error
% is after target is met
el = mse(error-chopped);
% ---------------------------------------------------------------
function bias-c=bias-calc()
% Description: Generate the bias coefficients from characterized
X models.
% Receive:
7 Return:
% bias-c: the bias coefficients
y = [-87e-9 -311e-9 -821e-9 -1.628e-6 -1.725e-6 -2.703e-6];
x = [1 1.1 1.2 1.3 1.31 1.4];
bias-c=polyfit(x,y,4) ;
function scalec=scalecalc()
% Description: Generate the scale coefficients from characterized
7 models.
% Receive:
% Return:
% scale-c: the scale coefficients
load syntran9-size
y-scale = syntran9_size(:,2);
x-scale = syntran9-size(:,1);
scalec=polyfit(x.scale,y-scale,21);
X It currently returns the following matrix:
7 0.00000000001187 -0.00000000047268 0.00000000740010
% -0.00000004113585 -0.00000039950157 0.00001019770625
% -0.00010597283463 0.00071455280817 -0.00347241887325
% 0.01267810168827 -0.03542604691099 0.07623897272705
% -0.12609896721732 0.15880819777772 -0.14974862187572
% 0.10305632187341 -0.04988627571346 0.01610745811062
% -0.00320094907781 0.00034088136081 -0.00001418765741
% 0.00000000158805
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function gain=gain-calc(Vgain)
% Description: Convert the Vgain control to the gain parameter
X used by the functional model
% Receive:
7 Return:
% gain: the gain coefficient
gain = 8 + (Vgain - 1.65) * 100;
function [target-all, in, innobias] =prepare-inputs(inputs,lat,invec,target,sq,mid,range)
% Description: Create the target matrix and the input matrix.
7 Receive:
7 inputs: number of inputs
% lat: digital value indicating presence of lateral connections
7 invec: structure containing the input patterns
7 target: structure containing the target patterns
7 sq: rows * cols
% mid: midpoint of the output range of voltages
% range: voltage range of outputs
% Return:
% target-all: matrix of the targets
7 in: inputs
% in-nobias: inputs without biases
if (lat==1)
current_1 = 7.5e-6;
current_2 = 5e-6;
else
current_1 = 10e-6;
current_2 = 10e-6;
end
for a=1:inputs
if (a > 1)
temp-in-nobias = current_1 - current_2.*[reshape(invec{a}',sq,1)]
temp = current_1 - current_2.*[reshape(invec{a}',sq,1);
1];
in = [in temp];
in-nobias = [in-nobias temp-in-nobias];
tar = [tar reshape(target{a}',sq,1)];
else
temp-innobias = current_1 - current_2.*[reshape(invec{a}',sq,1)];
temp = current_1 - current_2.*[reshape(invec{a}',sq,1)
1];
in = temp;
in-nobias = temp-in-nobias;
tar = reshape(target{a}',sq,1);
end
end
in = permute(in,[1 3 21);
in-nobias = permute(in-nobias,[l 3 21);
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tar2 = [permute(tar,[l 3 2])];
bias-val = repmat((tia(O)-mid) / range, [1 1 inputs]);
target-all = [tar2
bias-val];
function [con, conlat] = create-con(cols, rows, sq)
X Description: Create the connection matrix for both z and xy
X connections. Assumes 9-way nearest neighbors for z, and 8-way
% nearest neighbors for xy
% Receive:
. cols/ros: rows and columns
% sq: rows*cols
% Return:
% con: connection matrix for z-direction connections
% conlat: connection matrix for lateral (xy) connections
con = zeros(sq,sq);
for a = 1:(rows+1),
for b=1:cols,
for x=1:rows,
for y=1:cols,
if (a > rows)
con(rows*(a-1)+1,rows*(x-1)+y) = 1;
elseif (abs(a-x) <=1) & (abs(b-y) <=1)
con(rows*(a-1)+b,rows*(x-)+y) = 1;
else
con(rows*(a-1)+b,rows*(x-1)+y) = 0;
end
end
end
end
end
%create the connection matrix for lat connections
% no self-feedback (direct feedback)
X assume same connection matrix for all layers
conlat = zeros(sq,sq);
for a 1:(rows+i),
for b=1:cols,
for x=:rows,
for y=1:cols,
if (a > rows)
conlat(rows*(a-1)+i,rows*(x-i)+y) = 1;
elseif (abs(a-x) <=1) & (abs(b-y) <=1) & ((a ~=x) I (b~=y))
conlat(rows*(a-1)+b,rows*(x-1)+y) = 1;
else
conlat(rows*(a-)+b,rows*(x-1)+y) = 0;
end
end
end
end
end
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function vout = tia (current)
X Description: Linear TIA model for the neuron.
% Receive:
X current: current input into the TIA
% Return:
% vout: voltage output of the TIA
vout = -170000*current + 3.32;
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